

Contrôle S4

Architecture des ordinateurs

Durée : 1 h

Répondre exclusivement sur le document réponse.

Exercice 1 (6 points)

Remplir le tableau présent sur le [document réponse](#). Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. **Vous utiliserez la représentation hexadécimale. La mémoire et les registres sont réinitialisés à chaque nouvelle instruction.**

Valeurs initiales : D0 = \$FFFFFFE0 A0 = \$00005000 PC = \$00006000
 D1 = \$12340004 A1 = \$00005008
 D2 = \$FFFF0072 A2 = \$00005010

| | |
|----------|-------------------------|
| \$005000 | 54 AF 18 B9 E7 21 48 C0 |
| \$005008 | C9 10 11 C8 D4 36 1F 88 |
| \$005010 | 13 79 01 80 42 1A 2D 49 |

Exercice 2 (3 points)

Remplir le tableau présent sur le [document réponse](#). Vous devez trouver le nombre manquant (sous sa forme hexadécimale) en fonction de la taille de l'opération et de la valeur des *flags* après l'opération. **Si plusieurs solutions sont possibles, vous retiendrez uniquement la plus petite.**

Exercice 3 (2 points)

Répondez aux questions sur le [document réponse](#).

Exercice 4 (3 points)

Le sous-programme ci-dessous comporte trois erreurs. Sur le [document réponse](#), précisez les trois numéros de lignes qui contiennent les erreurs ainsi que les trois instructions correctes qu'il aurait fallu mettre. Le sous-programme **Temp** doit exécuter une boucle dont le nombre d'itérations est précisé dans **D0.L**. La valeur de **D0.L** doit être la même au début et à la fin du sous-programme.

```







1|          org      $4
2|Vector_001 dc.l    Main
3|
4|          org      $500
5|Main      move.l   #10,d0
6|          jsr     Temp
7|          illegal
8|
9|Temp      move.l   d0,-(a7)
10| \loop      subq.b  #1,d0
11|           beq    \loop
12|           move.l +(a7),d0
13|           rts

```

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le [document réponse](#).

```
Main      move.l  #$8640,d7
next1     moveq.l #1,d1
          tst.l   d7
          bmi   next2
          moveq.l #2,d1
next2     moveq.l #1,d2
          cmpi.b #45,d7
          blo   next3
          moveq.l #2,d2
next3     clr.l   d3
          move.l  #$4004,d0
loop3     addq.l  #1,d3
          subq.b  #1,d0
          bne   loop3
next4     clr.l   d4
          move.w  #$2029,d0
loop4     addq.l  #1,d4
          dbra   d0,loop4      ; DBRA = DBF
```

| Opcode | Size | Operand | CCR | Effective Address s=source, d=destination, e=either, i=displacement | | | | | | | | | | | Operation | Description | | |
|-------------------|-----------------|-------------------------|---------|---|----------------|------|-------|-------|--------|-----------|-------|-------|--------|-----------|-----------|----------------|---|---|
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i.An) | (i.An,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n | | | |
| ABCD | B | Dy,Dx -(Ay),-(Ax) | *U*U* | e | - | - | - | - | - | - | - | - | - | - | - | - | Dy ₁₀ + Dx ₁₀ + X → Dx ₁₀ -(Ay) ₁₀ + -(Ax) ₁₀ + X → -(Ax) ₁₀ | Add BCD source and eXtend bit to destination, BCD result |
| ADD ⁴ | BWL | s,Dn Dn,d | ***** | e | s ⁴ | s | s | s | s | s | s | s | s | s | s | s ⁴ | s + Dn → Dn Dn + d → d | Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L) |
| ADDA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | s | s + An → An | Add address (.W sign-extended to .L) |
| ADDI ⁴ | BWL | #n,d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | s | #n + d → d | Add immediate to destination |
| ADDQ ⁴ | BWL | #n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | - | s | #n + d → d | Add quick immediate (#n range: 1 to 8) |
| ADDX | BWL | Dy,Dx -(Ay),-(Ax) | ***** | e | - | - | - | - | - | - | - | - | - | - | - | - | Dy + Dx + X → Dx -(Ay) + -(Ax) + X → -(Ax) | Add source and eXtend bit to destination |
| AND ⁴ | BWL | s,Dn Dn,d | -**00 | e | - | s | s | s | s | s | s | s | s | s | s | s ⁴ | s AND Dn → Dn Dn AND d → d | Logical AND source to destination (ANDI is used when source is #n) |
| ANDI ⁴ | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | s | #n AND d → d | Logical AND immediate to destination |
| ANDI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | s | #n AND CCR → CCR | Logical AND immediate to CCR |
| ANDI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | s | #n AND SR → SR | Logical AND immediate to SR (Privileged) |
| ASL | BWL | Dx,Dy | ***** | e | - | - | - | - | - | - | - | - | - | - | - | - |  | Arithmetic shift Dy by Dx bits left/right |
| ASR | W | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | - | s |  | Arithmetic shift Dy #n bits L/R (#n: 1 to 8) |
| | W | d | | - | - | d | d | d | d | d | d | d | - | - | - | - |  | Arithmetic shift ds 1 bit left/right (.W only) |
| Bcc | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | if cc true then address → PC | Branch conditionally (cc table on back) (8 or 16-bit ± offset to address) |
| BCHG | B L | Dn,d #n,d | ---*--- | e ¹ | - | d | d | d | d | d | d | d | - | - | - | - | NOT(bit number of d) → Z NOT(bit n of d) → bit n of d | Set Z with state of specified bit in d then invert the bit in d |
| BCLR | B L | #n,d | ---*--- | e ¹ | - | d | d | d | d | d | d | d | - | - | - | - | NOT(bit number of d) → Z 0 → bit number of d | Set Z with state of specified bit in d then clear the bit in d |
| BRA | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | address → PC | Branch always (8 or 16-bit ± offset to addr) |
| BSET | B L | Dn,d #n,d | ---*--- | e ¹ | - | d | d | d | d | d | d | d | - | - | - | - | NOT(bit n of d) → Z 1 → bit n of d | Set Z with state of specified bit in d then set the bit in d |
| BSR | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | PC → -(SP); address → PC | Branch to subroutine (8 or 16-bit ± offset) |
| BTST | B L | Dn,d #n,d | ---*--- | e ¹ | - | d | d | d | d | d | d | d | d | d | d | d | NOT(bit Dn of d) → Z NOT(bit #n of d) → Z | Set Z with state of specified bit in d Leave the bit in d unchanged |
| CHK | W | s,Dn | -*UUU | e | - | s | s | s | s | s | s | s | s | s | s | s | if Dn<0 or Dn>s then TRAP | Compare Dn with 0 and upper bound [s] |
| CLR | BWL | d | -0100 | d | - | d | d | d | d | d | d | d | - | - | - | - | 0 → d | Clear destination to zero |
| CMP ⁴ | BWL | s,Dn | -***** | e | s ⁴ | s | s | s | s | s | s | s | s | s | s | s ⁴ | set CCR with Dn - s | Compare Dn to source |
| CMPA ⁴ | WL | s,An | -***** | s | e | s | s | s | s | s | s | s | s | s | s | s | set CCR with An - s | Compare An to source |
| CMPI ⁴ | BWL | #n,d | -***** | d | - | d | d | d | d | d | d | d | - | - | - | s | set CCR with d - #n | Compare destination to #n |
| CMPM ⁴ | BWL | (Ay)+,(Ax)+ | -***** | - | - | - | e | - | - | - | - | - | - | - | - | - | set CCR with (Ax) - (Ay) | Compare (Ax) to (Ay); Increment Ax and Ay |
| DBcc | W | Dn,address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | if cc false then { Dn-1 → Dn if Dn <> -1 then addr → PC } | Test condition, decrement and branch (16-bit ± offset to address) |
| DIVS | W | s,Dn | -***0 | e | - | s | s | s | s | s | s | s | s | s | s | s | ±32bit Dn / ±16bit s → ±Dn | Dn = [16-bit remainder, 16-bit quotient] |
| DIVU | W | s,Dn | -***0 | e | - | s | s | s | s | s | s | s | s | s | s | s | 32bit Dn / 16bit s → Dn | Dn = [16-bit remainder, 16-bit quotient] |
| EOR ⁴ | BWL | Dn,d | -**00 | e | - | d | d | d | d | d | d | d | - | - | - | s ⁴ | Dn XOR d → d | Logical exclusive OR Dn to destination |
| EORI ⁴ | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | s | #n XOR d → d | Logical exclusive OR #n to destination |
| EORI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | s | #n XOR CCR → CCR | Logical exclusive OR #n to CCR |
| EORI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | s | #n XOR SR → SR | Logical exclusive OR #n to SR (Privileged) |
| EXG | L | Rx,Ry | ----- | e | e | - | - | - | - | - | - | - | - | - | - | - | register ↔ register | Exchange registers (32-bit only) |
| EXT | WL | Dn | -**00 | d | - | - | - | - | - | - | - | - | - | - | - | - | Dn.B → Dn.W Dn.W → Dn.L | Sign extend (change .B to .W or .W to .L) |
| ILLEGAL | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | PC → -(SSP); SR → -(SSP) | Generate Illegal Instruction exception |
| JMP | | d | ----- | - | - | d | - | - | d | d | d | d | d | d | d | d | ↑d → PC | Jump to effective address of destination |
| JSR | | d | ----- | - | - | d | - | - | d | d | d | d | d | d | d | d | PC → -(SP); ↑d → PC | push PC, jump to subroutine at address d |
| LEA | L | s,An | ----- | - | e | s | - | - | s | s | s | s | s | s | s | - | ↑s → An | Load effective address of s to An |
| LINK | | An,#n | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | An → -(SP); SP → An; SP + #n → SP | Create local workspace on stack (negative n to allocate space) |
| LSL | BWL | Dx,Dy | ***0* | e | - | - | - | - | - | - | - | - | - | - | - | - |  | Logical shift Dy, Dx bits left/right |
| LSR | W | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | - | - |  | Logical shift Dy, #n bits L/R (#n: 1 to 8) |
| | W | d | | - | - | d | d | d | d | d | d | d | - | - | - | - |  | Logical shift d 1 bit left/right (.W only) |
| MOVE ⁴ | BWL | s,d | -**00 | e | s ⁴ | e | e | e | e | e | e | e | s | s | s | s ⁴ | s → d | Move data from source to destination |
| MOVE | W | s,CCR | ===== | s | - | s | s | s | s | s | s | s | s | s | s | s | s → CCR | Move source to Condition Code Register |
| MOVE | W | s,SR | ===== | s | - | s | s | s | s | s | s | s | s | s | s | s | s → SR | Move source to Status Register (Privileged) |
| MOVE | W | SR,d | ----- | d | - | d | d | d | d | d | d | d | - | - | - | - | SR → d | Move Status Register to destination |
| MOVE | L | USP,An | ----- | - | d | - | - | - | - | - | - | - | - | - | - | - | USP → An | Move User Stack Pointer to An (Privileged) |
| | L | An,USP | ----- | - | s | - | - | - | - | - | - | - | - | - | - | - | An → USP | Move An to User Stack Pointer (Privileged) |
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i.An) | (i.An,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n | | | |

Nom Prénom Classe..... UID.....

DOCUMENT RÉPONSE À RENDRE

Exercice 1

| Instruction | Mémoire | Registre |
|----------------------------|--|------------------------------------|
| Exemple | \$005000 54 AF 00 40 E7 21 48 C0 | A0 = \$00005004 A1 = \$0000500C |
| Exemple | \$005008 C9 10 11 C8 D4 36 FF 88 | Aucun changement |
| MOVE.W #20500, -2(A2) | | |
| MOVE.B 35(A0,D0.W), -1(A1) | | |
| MOVE.L (A1)+, (A0)+ | | |
| MOVE.W (A2), -120(A1,D2.W) | | |

Exercice 2

| Opération | Taille (bits) | Nombre manquant (hexadécimal) | N | Z | V | C |
|------------------|---------------|-------------------------------|---|---|---|---|
| \$7A + \$? | 8 | | 1 | 0 | 1 | 0 |
| \$7A00 + \$? | 16 | | 0 | 1 | 0 | 1 |
| \$7A000000 + \$? | 32 | | 1 | 0 | 0 | 0 |

Exercice 3

| Question | Réponse |
|---|---------|
| Quel est l'équivalent de l'instruction BGT en non signé ? | |
| La directive ORG est-elle une instruction du 68000 ? | |

Exercice 4

| Numéro de ligne | Instruction correcte |
|-----------------|----------------------|
| | |
| | |
| | |

Exercice 5

| Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits. | |
|---|---------|
| D1 = \$ | D3 = \$ |
| D2 = \$ | D4 = \$ |