

Contrôle S4 – Corrigé

Architecture des ordinateurs

Durée : 1 h

Répondre exclusivement sur le document réponse.

Exercice 1 (6 points)

Remplir le tableau présent sur le [document réponse](#). Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. **Vous utiliserez la représentation hexadécimale. La mémoire et les registres sont réinitialisés à chaque nouvelle instruction.**

Valeurs initiales : D0 = \$0000FFF1 A0 = \$00005000 PC = \$00006000
 D1 = \$12340004 A1 = \$00005008
 D2 = \$53210050 A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0
 \$005008 C9 10 11 C8 D4 36 1F 88
 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (3 points)

Remplir le tableau présent sur le [document réponse](#). Vous devez trouver le nombre manquant (sous sa forme hexadécimale) en fonction de la taille de l'opération et de la valeur des *flags* après l'opération. **Si plusieurs solutions sont possibles, vous retiendrez uniquement la plus petite.**

Exercice 3 (2 points)

Répondez aux questions sur le [document réponse](#).

Exercice 4 (3 points)

Le sous-programme ci-dessous comporte trois erreurs. Sur le [document réponse](#), précisez les trois numéros de lignes qui contiennent les erreurs ainsi que les trois instructions correctes qu'il aurait fallu mettre. Notez que tous les opérandes sont correctes.

```



1 | Wait      movem.b d1/d2,-(a7)
2 |           moveq.l #$F000,d1
3 |           moveq.l #$10,d2
4 | \loop     subq.l  #$10,d1
5 |           cmp.l   d2,d1
6 |           bne    \loop
7 |           movem.l (a7)+,d1/d2
8 |           rts

```

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le [document réponse](#).

```
Main      move.l  #$ff,d7
next1     moveq.l #1,d1
          tst.w   d7
          bpl   next2
          moveq.l #2,d1
next2     moveq.l #1,d2
          cmpi.b #-1,d7
          bge   next3
          moveq.l #2,d2
next3     clr.l   d3
          move.l  #$240,d0
loop3     addq.l  #1,d3
          subq.b  #2,d0
          bne   loop3
next4     clr.l   d4
          move.w  #255,d0
loop4     addq.l  #1,d4
          dbra   d0,loop4      ; DBRA = DBF
```

| Opcode | Size | Operand | CCR | Effective Address s=source, d=destination, e=either, i=displacement | | | | | | | | | | | Operation | Description | |
|-------------------|-----------------|-------------------------|---------|---|----|------|-------|-------|--------|-----------|-------|-------|--------|-----------|-----------|--|---|
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i.An) | (i.An,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n | | |
| ABCD | B | Dy,Dx -(Ay),-(Ax) | *U*U* | e | - | - | - | - | - | - | - | - | - | - | - | $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ | Add BCD source and eXtend bit to destination, BCD result |
| ADD ⁴ | BWL | s,Dn Dn,d | ***** | e | s | s | s | s | s | s | s | s | s | s | s | $s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$ | Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L) |
| ADDA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | $s + An \rightarrow An$ | Add address (.W sign-extended to .L) |
| ADDI ⁴ | BWL | #n,d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | $#n + d \rightarrow d$ | Add immediate to destination |
| ADDQ ⁴ | BWL | #n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | - | $#n + d \rightarrow d$ | Add quick immediate (#n range: 1 to 8) |
| ADDX | BWL | Dy,Dx -(Ay),-(Ax) | ***** | e | - | - | - | - | - | - | - | - | - | - | - | $Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ | Add source and eXtend bit to destination |
| AND ⁴ | BWL | s,Dn Dn,d | -**00 | e | - | s | s | s | s | s | s | s | s | s | s | $s \text{ AND } Dn \rightarrow Dn$ $Dn \text{ AND } d \rightarrow d$ | Logical AND source to destination (ANDI is used when source is #n) |
| ANDI ⁴ | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | $#n \text{ AND } d \rightarrow d$ | Logical AND immediate to destination |
| ANDI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | $#n \text{ AND } CCR \rightarrow CCR$ | Logical AND immediate to CCR |
| ANDI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | $#n \text{ AND } SR \rightarrow SR$ | Logical AND immediate to SR (Privileged) |
| ASL | BWL | Dx,Dy | ***** | e | - | - | - | - | - | - | - | - | - | - | - |  | Arithmetic shift Dy by Dx bits left/right |
| ASR | BWL | #n,Dy | ***** | d | - | - | - | - | - | - | - | - | - | - | - | $Dn \text{ ASR } Dy \rightarrow Dn$ | Arithmetic shift Dy #n bits L/R (#n: 1 to 8) |
| | W | d | ***** | - | - | d | d | d | d | d | d | d | - | - | - | $d \text{ ASR } 1 \rightarrow d$ | Arithmetic shift ds 1 bit left/right (.W only) |
| Bcc | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | if cc true then address \rightarrow PC | Branch conditionally (cc table on back) (8 or 16-bit \pm offset to address) |
| BCHG | B L | Dn,d #n,d | ---*--- | e | - | d | d | d | d | d | d | d | - | - | - | $\text{NOT}(\text{bit number of } d) \rightarrow Z$ $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$ | Set Z with state of specified bit in d then invert the bit in d |
| BCLR | B L | Dn,d #n,d | ---*--- | e | - | d | d | d | d | d | d | d | - | - | - | $\text{NOT}(\text{bit number of } d) \rightarrow Z$ $0 \rightarrow \text{bit number of } d$ | Set Z with state of specified bit in d then clear the bit in d |
| BRA | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | address \rightarrow PC | Branch always (8 or 16-bit \pm offset to addr) |
| BSET | B L | Dn,d #n,d | ---*--- | e | - | d | d | d | d | d | d | d | - | - | - | $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$ $1 \rightarrow \text{bit } n \text{ of } d$ | Set Z with state of specified bit in d then set the bit in d |
| BSR | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | PC \rightarrow -(SP); address \rightarrow PC | Branch to subroutine (8 or 16-bit \pm offset) |
| BTST | B L | Dn,d #n,d | ---*--- | e | - | d | d | d | d | d | d | d | d | d | d | $\text{NOT}(\text{bit } Dn \text{ of } d) \rightarrow Z$ $\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$ | Set Z with state of specified bit in d Leave the bit in d unchanged |
| CHK | W | s,Dn | -*UUU | e | - | s | s | s | s | s | s | s | s | s | s | if $Dn < 0$ or $Dn > s$ then TRAP | Compare Dn with 0 and upper bound [s] |
| CLR | BWL | d | -0100 | d | - | d | d | d | d | d | d | d | - | - | - | $0 \rightarrow d$ | Clear destination to zero |
| CMP ⁴ | BWL | s,Dn | -***** | e | s | s | s | s | s | s | s | s | s | s | s | set CCR with $Dn - s$ | Compare Dn to source |
| CMPA ⁴ | WL | s,An | -***** | s | e | s | s | s | s | s | s | s | s | s | s | set CCR with $An - s$ | Compare An to source |
| CMPI ⁴ | BWL | #n,d | -***** | d | - | d | d | d | d | d | d | d | - | - | - | set CCR with $d - \#n$ | Compare destination to #n |
| CMPM ⁴ | BWL | (Ay)+,(Ax)+ | -***** | - | - | - | e | - | - | - | - | - | - | - | - | set CCR with $(Ax) - (Ay)$ | Compare (Ax) to (Ay); Increment Ax and Ay |
| DBcc | W | Dn,address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | if cc false then { $Dn - 1 \rightarrow Dn$ if $Dn < -1$ then addr \rightarrow PC } | Test condition, decrement and branch (16-bit \pm offset to address) |
| DIVS | W | s,Dn | -***0 | e | - | s | s | s | s | s | s | s | s | s | s | $\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$ | $Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$ |
| DIVU | W | s,Dn | -***0 | e | - | s | s | s | s | s | s | s | s | s | s | $32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$ | $Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$ |
| EOR ⁴ | BWL | Dn,d | -**00 | e | - | d | d | d | d | d | d | d | - | - | - | $Dn \text{ XOR } d \rightarrow d$ | Logical exclusive OR Dn to destination |
| EORI ⁴ | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | $\#n \text{ XOR } d \rightarrow d$ | Logical exclusive OR #n to destination |
| EORI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | $\#n \text{ XOR } CCR \rightarrow CCR$ | Logical exclusive OR #n to CCR |
| EORI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | $\#n \text{ XOR } SR \rightarrow SR$ | Logical exclusive OR #n to SR (Privileged) |
| EXG | L | Rx,Ry | ----- | e | e | - | - | - | - | - | - | - | - | - | - | register \leftrightarrow register | Exchange registers (32-bit only) |
| EXT | WL | Dn | -**00 | d | - | - | - | - | - | - | - | - | - | - | - | $Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$ | Sign extend (change .B to .W or .W to .L) |
| ILLEGAL | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | PC \rightarrow -(SSP); SR \rightarrow -(SSP) | Generate Illegal Instruction exception |
| JMP | | d | ----- | - | - | d | - | - | d | d | d | d | d | d | d | $\uparrow d \rightarrow \text{PC}$ | Jump to effective address of destination |
| JSR | | d | ----- | - | - | d | - | - | d | d | d | d | d | d | d | PC \rightarrow -(SP); $\uparrow d \rightarrow \text{PC}$ | push PC, jump to subroutine at address d |
| LEA | L | s,An | ----- | - | e | s | - | - | s | s | s | s | s | s | s | $\uparrow s \rightarrow An$ | Load effective address of s to An |
| LINK | | An,#n | ----- | - | - | - | - | - | - | - | - | - | - | - | - | $An \rightarrow -(SP)$; $SP \rightarrow An$; $SP + \#n \rightarrow SP$ | Create local workspace on stack (negative n to allocate space) |
| LSL | BWL | Dx,Dy | ***0* | e | - | - | - | - | - | - | - | - | - | - | - |  | Logical shift Dy, Dx bits left/right |
| LSR | BWL | #n,Dy | ***0* | d | - | - | - | - | - | - | - | - | - | - | - | $Dn \text{ LSR } Dy \rightarrow Dn$ | Logical shift Dy, #n bits L/R (#n: 1 to 8) |
| | W | d | ***0* | - | - | d | d | d | d | d | d | d | - | - | - | $d \text{ LSR } 1 \rightarrow d$ | Logical shift d 1 bit left/right (.W only) |
| MOVE ⁴ | BWL | s,d | -**00 | e | s | e | e | e | e | e | e | e | s | s | s | $s \rightarrow d$ | Move data from source to destination |
| MOVE | W | s,CCR | ===== | s | - | s | s | s | s | s | s | s | s | s | s | $s \rightarrow \text{CCR}$ | Move source to Condition Code Register |
| MOVE | W | s,SR | ===== | s | - | s | s | s | s | s | s | s | s | s | s | $s \rightarrow \text{SR}$ | Move source to Status Register (Privileged) |
| MOVE | W | SR,d | ----- | d | - | d | d | d | d | d | d | d | - | - | - | $\text{SR} \rightarrow d$ | Move Status Register to destination |
| MOVE | L | USP,An | ----- | - | d | - | - | - | - | - | - | - | - | - | - | $\text{USP} \rightarrow An$ | Move User Stack Pointer to An (Privileged) |
| | | An,USP | ----- | - | s | - | - | - | - | - | - | - | - | - | - | $An \rightarrow \text{USP}$ | Move An to User Stack Pointer (Privileged) |
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i.An) | (i.An,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n | | |

Nom : Prénom : Classe :

DOCUMENT RÉPONSE À RENDRE

Exercice 1

| Instruction | Mémoire | Registre |
|-----------------------------|---|------------------------------------|
| Exemple | \$005000 54 AF 00 40 E7 21 48 C0 | A0 = \$00005004 A1 = \$0000500C |
| Exemple | \$005008 C9 10 11 C8 D4 36 FF 88 | Aucun changement |
| MOVE.W 20498, -(A2) | \$005008 C9 10 11 C8 D4 36 01 80 | A2 = \$0000500E |
| MOVE.B -2(A1), 16(A1, D0.W) | \$005008 C9 48 11 C8 D4 36 1F 88 | Aucun changement |
| MOVE.W -(A2), -(A2) | \$005008 C9 10 11 C8 1F 88 1F 88 | A2 = \$0000500C |
| MOVE.L 2(A0), -80(A1, D2.W) | \$005008 18 B9 E7 21 D4 36 1F 88 | Aucun changement |

Exercice 2

| Opération | Taille (bits) | Nombre manquant (hexadécimal) | N | Z | V | C |
|--------------|---------------|-------------------------------|---|---|---|---|
| \$60 + \$? | 8 | \$80 | 1 | 0 | 0 | 0 |
| \$6000 + \$? | 16 | \$A000 | 0 | 1 | 0 | 1 |
| \$60000000 | 32 | \$20000000 | 1 | 0 | 1 | 0 |

Exercice 3

| Question | Réponse |
|---|---------|
| Quelle est la plus grande valeur que peut prendre l'opérande source de l'instruction ADDQ ? | 8 |
| Quels flags sont modifiés par l'instruction TST en fonction de l'opérande qui est testé ? | N et Z |

Exercice 4

| Numéro de ligne | Instruction correcte |
|-----------------|----------------------------------|
| 1 | <code>movem.l d1/d2,-(a7)</code> |
| 2 | <code>move.l #\$F000,d1</code> |
| 4 | <code>subi.l #\$10,d1</code> |

Exercice 5

| Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits. | |
|---|------------------------|
| D1 = \$00000001 | D3 = \$00000020 |
| D2 = \$00000001 | D4 = \$00000100 |