

# Midterm Exam S4

## Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

**Exercise 1 (4 points)**

Complete the table shown on the [answer sheet](#). Write down the new values of the registers (except the PC) and memory that are modified by the instructions. **Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.**

Initial values:      D0 = \$FFFF0015    A0 = \$00005000    PC = \$00006000  
                           D1 = \$12340004    A1 = \$00005008  
                           D2 = \$FFFFFFE1    A2 = \$00005010

\$005000	54	AF	18	B9	E7	21	48	C0
\$005008	C9	10	11	C8	D4	36	1F	88
\$005010	13	79	01	80	42	1A	2D	49

**Exercise 2 (3 points)**

Complete the table shown on the [answer sheet](#). Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). **If multiple answers are possible, choose the smallest one.**

**Exercise 3 (4 points)**

Let us consider the following program. Complete the table shown on the [answer sheet](#).

Main	move.l    #85A51000,d7
next1	moveq.l   #1,d1 cmpl.w   #80,d7 blt        next2 moveq.l   #2,d1
next2	move.l    d7,d2 ror.l     #4,d2 swap      d2 rol.w     #8,d2 rol.b     #4,d2
next3	clr.l     d3 move.l    d7,d0
loop3	addq.l    #1,d3 subq.w    #2,d0 bne        loop3
next4	clr.l     d4 move.l    d7,d0
loop4	addq.l    #1,d4 dbra      d0,loop4      ; DBRA = DBF

**Exercise 4 (9 points)**

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns. Be careful. All the subroutines must contain 15 lines of instructions at the most.**

Structure of a bitmap:

Field	Size (bits)	Encoding	Description
WIDTH	16	Unsigned integer	Width of the bitmap in pixels
HEIGHT	16	Unsigned integer	Height of the bitmap in pixels
MATRIX	Variable	Bitmap	Dot matrix of the bitmap. If a bit is 0, the displayed pixel is black. If a bit is 1, the displayed pixel is white.

Structure of a sprite:

Field	Size (bits)	Encoding	Description
STATE	16	Unsigned integer	Current display state of the sprite Only two possible values: HIDE = 0 or SHOW = 1
X	16	Signed integer	Abscissa of the sprite
Y	16	Signed integer	Ordinate of the sprite
BITMAP1	32	Unsigned integer	Address of the first bitmap
BITMAP2	32	Unsigned integer	Address of the second bitmap

We assume that the size of the bitmap 1 is always equal to that of the bitmap 2.

Constants that are already defined:

VIDEO_START	equ	\$ffb500	; Starting address of the video memory
VIDEO_SIZE	equ	(480*320/8)	; Size in bytes of the video memory
WIDTH	equ	0	
HEIGHT	equ	2	
MATRIX	equ	4	
STATE	equ	0	
X	equ	2	
Y	equ	4	
BITMAP1	equ	6	
BITMAP2	equ	10	
HIDE	equ	0	
SHOW	equ	1	

1. Write the **FillScreen** subroutine that fills the video memory with a 32-bit integer.  
Input: **D0.L** = A 32-bit integer used to fill the video memory.
2. Write the **GetRectangle** subroutine that returns the coordinates of the rectangle that marks out the boundaries of a sprite.  
Input: **A0.L** = Address of the sprite.  
Outputs: **D1.W** = Abscissa of the top left corner of the sprite.  
**D2.W** = Ordinate of the top left corner of the sprite.  
**D3.W** = Abscissa of the bottom right corner of the sprite.  
**D4.W** = Ordinate of the bottom right corner of the sprite.
3. Write the **MoveSprite** subroutine that moves a sprite in a relative way. If the new position of the sprite is off the screen, the sprite must remain still (the new position will be ignored).  
Inputs: **A1.L** = Address of a sprite.  
**D1.W** = Relative horizontal displacement in pixels (16-bit signed integers).  
**D2.W** = Relative vertical displacement in pixels (16-bit signed integers).  
Outputs: **D0.L** returns *false* (0) if the sprite has not moved (its new position was out of the screen).  
**D0.L** returns *true* (1) if the sprite has moved.

To know if a sprite is out of the screen, you can call the **IsOutOfScreen** subroutine. We will assume that this subroutine has already been written (you do not have to write it).

- Inputs: **A0.L** = Address of a bitmap.  
**D1.W** = Abscissa of the bitmap in pixels (16-bit signed integer).  
**D2.W** = Ordinate of the bitmap in pixels (16-bit signed integer).  
Outputs: **Z** returns *false* (0) if the bitmap is not out of the screen.  
**Z** returns *true* (1) if the bitmap is out of the screen.



Opcode	Size	Operand	CCR	Effective Address										Operation		Description			
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n				
ABCD	B	Dy,Dx -(Ay)- (Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination. BCD result
ADD <sup>4</sup>	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	s	s	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
ADDA <sup>4</sup>	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	s	$s + An \rightarrow An$	Add address (.W sign-extended to .L)
ADDI <sup>4</sup>	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	-	s	s	$\#n + d \rightarrow d$	Add immediate to destination
ADDQ <sup>4</sup>	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	-	s	s	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx -(Ay)- (Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and eXtend bit to destination
AND <sup>4</sup>	BWL	s,Dn Dn,d	-**00	e	-	s	s	s	s	s	s	s	s	s	s	s	s	$s \text{ AND } Dn \rightarrow Dn$ $Dn \text{ AND } d \rightarrow d$	Logical AND source to destination (ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	s	s	$\#n \text{ AND } d \rightarrow d$	Logical AND immediate to destination
ANDI <sup>4</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	s	$\#n \text{ AND } CCR \rightarrow CCR$	Logical AND immediate to CCR
ANDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	s	$\#n \text{ AND } SR \rightarrow SR$	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	*****	e	-	-	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
ASR	BWL	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	-	s	s		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW <sup>3</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	-	if cc true then address $\rightarrow$ PC	Branch conditionally (cc table on back) (8 or 16-bit $\pm$ offset to address)
BCHG	B L	Dn,d #n,d	---*--	e <sup>1</sup>	-	d	d	d	d	d	d	d	-	-	-	-	-	NOT(bit number of d) $\rightarrow$ Z NOT(bit n of d) $\rightarrow$ bit n of d	Set Z with state of specified bit in d then invert the bit in d
BCLR	B L	Dn,d #n,d	---*--	e <sup>1</sup>	-	d	d	d	d	d	d	d	-	-	-	-	-	NOT(bit number of d) $\rightarrow$ Z 0 $\rightarrow$ bit number of d	Set Z with state of specified bit in d then clear the bit in d
BRA	BW <sup>3</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	-	address $\rightarrow$ PC	Branch always (8 or 16-bit $\pm$ offset to addr)
BSET	B L	Dn,d #n,d	---*--	e <sup>1</sup>	-	d	d	d	d	d	d	d	-	-	-	-	-	NOT( bit n of d) $\rightarrow$ Z 1 $\rightarrow$ bit n of d	Set Z with state of specified bit in d then set the bit in d
BSR	BW <sup>3</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PC $\rightarrow$ -(SP); address $\rightarrow$ PC	Branch to subroutine (8 or 16-bit $\pm$ offset)
BTST	B L	Dn,d #n,d	---*--	e <sup>1</sup>	-	d	d	d	d	d	d	d	-	-	-	-	-	NOT( bit Dn of d) $\rightarrow$ Z NOT(bit #n of d) $\rightarrow$ Z	Set Z with state of specified bit in d Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	e	-	s	s	s	s	s	s	s	s	s	s	s	s	if Dn<0 or Dn>s then TRAP	Compare Dn with 0 and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	-	-	0 $\rightarrow$ d	Clear destination to zero
CMP <sup>4</sup>	BWL	s,Dn	-****	e	s <sup>4</sup>	s	s	s	s	s	s	s	s	s	s	s	s	set CCR with Dn - s	Compare Dn to source
CMPA <sup>4</sup>	WL	s,An	-****	s	e	s	s	s	s	s	s	s	s	s	s	s	s	set CCR with An - s	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	-****	d	-	d	d	d	d	d	d	d	-	-	-	s	s	set CCR with d - #n	Compare destination to #n
CMPM <sup>4</sup>	BWL	(Ay)+,(Ax)+	-****	-	-	-	e	-	-	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 $\rightarrow$ Dn if Dn < -1 then addr $\rightarrow$ PC }	Test condition, decrement and branch (16-bit $\pm$ offset to address)
DIVS	W	s,Dn	-****0	e	-	s	s	s	s	s	s	s	s	s	s	s	s	$\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$	Dn = [ 16-bit remainder, 16-bit quotient ]
DIVU	W	s,Dn	-****0	e	-	s	s	s	s	s	s	s	s	s	s	s	s	$32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$	Dn = [ 16-bit remainder, 16-bit quotient ]
EOR <sup>4</sup>	BWL	Dn,d	-**00	e	-	d	d	d	d	d	d	d	-	-	-	s	s	Dn XOR d $\rightarrow$ d	Logical exclusive OR Dn to destination
EORI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	s	s	#n XOR d $\rightarrow$ d	Logical exclusive OR #n to destination
EORI <sup>4</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	s	#n XOR CCR $\rightarrow$ CCR	Logical exclusive OR #n to CCR
EORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	s	#n XOR SR $\rightarrow$ SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry	-----	e	e	-	-	-	-	-	-	-	-	-	-	-	-	register $\leftrightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	-	-	Dn.B $\rightarrow$ Dn.W   Dn.W $\rightarrow$ Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PC $\rightarrow$ -(SSP); SR $\rightarrow$ -(SSP)	Generate Illegal Instruction exception
JMP		d	-----	-	-	d	-	-	d	d	d	d	d	d	d	-	-	$\uparrow d \rightarrow$ PC	Jump to effective address of destination
JSR		d	-----	-	-	d	-	-	d	d	d	d	d	d	d	-	-	PC $\rightarrow$ -(SP); $\uparrow d \rightarrow$ PC	push PC, jump to subroutine at address d
LEA	L	s,An	-----	-	e	s	-	-	s	s	s	s	s	s	s	-	-	$\uparrow s \rightarrow$ An	Load effective address of s to An
LINK		An,#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ -(SP); SP $\rightarrow$ An; SP + #n $\rightarrow$ SP	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	e	-	-	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR	BWL	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	-	s	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	-	-		Logical shift d 1 bit left/right (.W only)
MOVE <sup>4</sup>	BWL	s,d	-**00	e	s <sup>4</sup>	e	e	e	e	e	e	e	s	s	s	s	s	$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	=====	s	-	s	s	s	s	s	s	s	s	s	s	s	s	$s \rightarrow$ CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	s	-	s	s	s	s	s	s	s	s	s	s	s	s	$s \rightarrow$ SR	Move source to Status Register (Privileged)
MOVE	W	SR,d	-----	d	-	d	d	d	d	d	d	d	-	-	-	-	-	SR $\rightarrow$ d	Move Status Register to destination
MOVE	L	USP,An	-----	-	d	-	-	-	-	-	-	-	-	-	-	-	-	USP $\rightarrow$ An	Move User Stack Pointer to An (Privileged)
	BWL	An,USP	-----	-	s	-	-	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n				

Computer Architecture – EPITA – S4 – 2021/2022

Opcode	Size	Operand	LINK	Effective Address s=source, d=destination, e=either, i=displacement												Operation	Description	
BWL	s,d	XNZVC	Dn An (An) (An)+ -(An) (i.An) (i.An,Rn) abs.W abs.L (i.PC) (i.PC,Rn) #n															
MOVEA <sup>4</sup>	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	s → An	Move source to An (MOVEA, An use MOVEA)
MOVE <sup>4</sup>	WL	Rn-Rn,d s,Rn-Rn	-----	-	-	d	-	d	d	d	d	d	d	d	-	-	Registers → d s → Registers	Move specified registers to/from memory (.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i.An) (i.An),Dn	-----	s	-	-	-	-	d	-	-	-	-	-	-	-	Dn → (i.An)...(i+2,An)...(i+4,A) (i.An) → Dn...(i+2,An)...(i+4,A)	Move Dn to/from alternate memory bytes (Access only even or odd addresses)
MOVEQ <sup>4</sup>	L	#n,Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	s	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	s	16bit s * 16bit Dn → Dn	Multiply unsg'd 16-bit; result: unsg'd 32-bit
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	d	-	-	-	D - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	d	-	-	-	D - d → d	Negate destination (2's complement)
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d	d	-	-	-	D - d - X → d	Negate destination with eXtend
NOP			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	---*00	d	-	d	d	d	d	d	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (1's complement)
OR <sup>4</sup>	BWL	s,Dn Dn,d	---*00	e	-	s	s	s	s	s	s	s	s	s	s	s	s OR Dn → Dn Dn OR d → d	Logical OR (ORI is used when source is #n)
ORI <sup>4</sup>	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	d	-	-	-	#n OR d → d	Logical OR #n to destination
ORI <sup>4</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	-	-	#n OR CCR → CCR	Logical OR #n to CCR
ORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	-	-	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	s	-----	-	-	s	-	-	s	s	s	s	s	s	s	-	↑s → -(SP)	Push effective address of s onto stack
RESET			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL	BWL	Dx,Dy	---*0*	e	-	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
RDR	W	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXL	BWL	Dx,Dy	***0*	e	-	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
ROXR	W	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR; (SP)+ → PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → CCR; (SP)+ → PC	Return from subroutine and restore CCR
RTS			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	-	Dx <sub>10</sub> - Dy <sub>10</sub> - X → Dx <sub>10</sub> -(Ax) <sub>10</sub> - (Ay) <sub>10</sub> - X → -(Ax) <sub>10</sub>	Subtract BCD source and eXtend bit from destination, BCD result
SCC	B	d	-----	d	-	d	d	d	d	d	d	d	d	-	-	-	If cc is true then f's → d else D's → d	If cc true then d.B = 11111111 else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB <sup>4</sup>	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	s	Dn - s → Dn d - Dn → d	Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L)
SUBA <sup>4</sup>	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	An - s → An	Subtract address (.W sign-extended to .L)
SUBI <sup>4</sup>	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	d	-	-	-	d - #n → d	Subtract immediate from destination
SUBQ <sup>4</sup>	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	d	-	-	-	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx -(Ax) - (Ay) - X → -(Ax)	Subtract source and eXtend bit from destination
SWAP	W	Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ↔ bits[15:0]	Exchange the 16-bit halves of Dn
TAS	B	d	---*00	d	-	d	d	d	d	d	d	d	d	-	-	-	test d → CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	s	PC → -(SSP); SR → -(SSP); (vector table entry) → PC	Push PC and SR, PC set by vector table #n (#n range: 0 to 15)
TRAPV			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	---*00	d	-	d	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK		An	-----	-	d	-	-	-	-	-	-	-	-	-	-	-	An → SP; (SP)+ → An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn An (An) (An)+ -(An) (i.An) (i.An,Rn) abs.W abs.L (i.PC) (i.PC,Rn) #n														

Condition Tests (← DR, 1 NOT, ⊕ XOR; * Unsigned, # Alternate cc)					
cc	Condition	Test	cc	Condition	Test
T	true	I	VC	overflow clear	!V
F	false	O	VS	overflow set	V
HI <sup>#</sup>	higher than	I(C + Z)	PL	plus	IN
LS <sup>#</sup>	lower or same	C + Z	MI	minus	N
HS <sup>#</sup> , CC <sup>#</sup>	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LD <sup>#</sup> , CS <sup>#</sup>	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	!Z	GT	greater than	!(N ⊕ V) + Z
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

- An Address register (16/32-bit, n=0-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- ↑ Effective address
- 1 Long only; all others are byte only
- 2 Assembler calculates offset
- 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- 4 Assembler automatically uses A, L, Q or M form if possible. Use #n.L to prevent Quick optimization
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Z zero, V overflow, C carry, X extend
- \* set according to operation's result, # set directly
- not affected, O cleared, I set, U undefined

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

Distributed under the GNU general public use license.

Last name: ..... First name: ..... Group: .....

**ANSWER SHEET TO BE HANDED IN**

**Exercise 1**

Instruction	Memory	Register
Example	\$005000 54 AF <span style="border: 1px solid black; padding: 2px;">00 40</span> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <span style="border: 1px solid black; padding: 2px;">FF</span> 88	No change
MOVE.L #4507, -(A1)		
MOVE.B \$5009, -6(A1)		
MOVE.W 8(A1), -37(A2,D0.W)		
MOVE.L -4(A2), \$21(A0,D2.L)		

**Exercise 2**

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	C
\$80 + \$?	8		1	0	0	0
\$8000 + \$?	16		0	1	1	1
\$80000000 + \$?	32		0	0	1	1

**Exercise 3**

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.	
D1 = \$	D3 = \$
D2 = \$	D4 = \$

**Exercise 4**

FillScreen





GetRectangle

MoveSprite