Midterm Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$85A51000,d7
next1
            moveq.l #1,d1
            cmpi.w #$80,d7
                     next2
            blt
            moveq.l #2,d1
next2
            move.l d7,d2
            ror.l
                     #4,d2
                     d2
            swap
            rol.w
                     #8,d2
            rol.b
                     #4,d2
next3
            clr.l
                     d3
                    d7,d0
            move.l
loop3
            addq.l
                    #1,d3
             subq.w
                     #2,d0
                     loop3
            bne
next4
            clr.l
                     d4
            move.l
                    d7,d0
loop4
            addq.l
                     #1,d4
            dbra
                     d0,loop4
                                    ; DBRA = DBF
```

Midterm Exam S4

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. Be careful. All the subroutines must contain 15 lines of instructions at the most.

Structure of a bitmap:

| Field | Size (bits) | Encoding | Description | | | | | |
|--------|----------------|------------------|---|--|--|--|--|--|
| WIDTH | 16 | Unsigned integer | Width of the bitmap in pixels | | | | | |
| HEIGHT | 16 | Unsigned integer | Height of the bitmap in pixels | | | | | |
| MATRIX | Variable | Bitmap | Dot matrix of the bitmap. If a bit is 0, the displayed pixel is black. If a bit is 1, the displayed pixel is white. | | | | | |

Structure of a sprite:

| Field | Size (bits) | Encoding | Description |
|---------|----------------|------------------|--|
| STATE | 16 | Unsigned integer | Current display state of the sprite Only two possible values: HIDE = 0 or SHOW = 1 |
| X | 16 | Signed integer | Abscissa of the sprite |
| Y | 16 | Signed integer | Ordinate of the sprite |
| BITMAP1 | 32 | Unsigned integer | Address of the first bitmap |
| BITMAP2 | 32 | Unsigned integer | Address of the second bitmap |

We assume that the size of the bitmap 1 is always equal to that of the bitmap 2.

Constants that are already defined:

| VIDEO_START VIDEO_SIZE | equ equ | \$ffb500 (480*320/8) | ; Starting address of the video memory ; Size in bytes of the video memory |
|---------------------------|------------|-------------------------|--|
| WIDTH | equ | 0 | |
| HEIGHT MATRIX | equ equ | 2 4 | |
| STATE | equ | 0 | |
| X | equ equ | 2 4 | |
| BITMAP1 BITMAP2 | equ equ | 6 10 | |
| HIDE | • | 0 | |
| SHOW | equ equ | 1 | |

Midterm Exam S4 2/10

1. Write the **FillScreen** subroutine that fills the video memory with a 32-bit integer.

<u>Input</u>: **D0.L** = A 32-bit integer used to fill the video memory.

2. Write the **GetRectangle** subroutine that returns the coordinates of the rectangle that marks out the boundaries of a sprite.

<u>Input</u>: **A0.L** = Address of the sprite.

Outputs: **D1.W** = Abscissa of the top left corner of the sprite.

D2.W = Ordinate of the top left corner of the sprite.

D3.W = Abscissa of the bottom right corner of the sprite.

D4.W = Ordinate of the bottom right corner of the sprite.

3. Write the **MoveSprite** subroutine that moves a sprite in a relative way. If the new position of the sprite is off the screen, the sprite must remain still (the new position will be ignored).

<u>Inputs</u>: **A1.L** = Address of a sprite.

D1.W = Relative horizontal displacement in pixels (16-bit signed integers).

D2.W = Relative vertical displacement in pixels (16-bit signed integers).

Outputs: **D0.L** returns *false* (0) if the sprite has not moved (its new position was out of the screen).

D0.L returns *true* (1) if the sprite has moved.

To know if a sprite is out of the screen, you can call the **IsOutOfScreen** subroutine. We will assume that this subroutine has already been written (you do not have to write it).

<u>Inputs</u>: **A0.L** = Address of a bitmap.

D1.W = Abscissa of the bitmap in pixels (16-bit signed integer).

D2.W = Ordinate of the bitmap in pixels (16-bit signed integer).

Outputs: **Z** returns *false* (0) if the bitmap is not out of the screen.

Z returns *true* (1) if the bitmap is out of the screen.

Midterm Exam S4 3/10

Midterm Exam S4 4/10

$Computer\ Architecture-EPITA-S4-2021/2022$

| EAS | ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly | | | | | | | | | | | | | | | | | |
|-------------------|--|------------------------|-------|----------|----------------|--------|--------|-------|--------|------------|---------|---------------|----------|-------------------|--------------------|--|--|--|
| Opcode | Size | Operand | CCR | | Effe | ctive | Addres | S=S 2 | ource. | d=destina | tion, e | =eithe | r. i=dis | placemen | ıt | Operation | Description | |
| | BWL | s,d | XNZVC | - | An | (An) | (An)+ | -(An) | | (i,An,Rn) | | | | (i,PC,Rn) | | | | |
| ABCD | В | Dy,Dx | *U*U* | В | | - | - | - | - | - | - | - | - | - | - | $Dy_{i0} + Dx_{i0} + X \rightarrow Dx_{i0}$ | Add BCD source and eXtend bit to | |
| | | -(Ay),-(Ax) | | <u>.</u> | - | | :22 | В | 2 | 12 | 2 | - | 말 | - | 328 | $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ | destination, BCD result | |
| ADD ⁴ | BWL | s,Dn | **** | В | S | S | 2 | S | 8 | S | S | S | 8 | S | s ⁴ | $s + Dn \rightarrow Dn$ Add binary (ADDI or ADDQ is used when | | |
| | 300.00 | Dn,d | | В | d ⁴ | d | d | d | d | d | d | d | = | | 2. * 25 | Dn + d → d | | |
| ADDA 4 | WL | s,An | | S | В | 8 | S | S | S | S | S | S | S | S | S | s + An → An | Add address (.W sign-extended to .L) | |
| ADDI 4 | BWL | #n,d | **** | d | - | d | d | d | d | d | d | d | 1 2 | 320 | S | #n + d → d | Add immediate to destination | |
| ADDQ 4 | BWL | #n,d | **** | d | d | d | d | d | d | d | d | d | | - | S | #n + d → d | Add quick immediate (#n range: 1 to 8) | |
| ADDX | BWL | Dy,Dx | **** | В | : : | - | - | - | - | 353 | - | | - | 370 | 31 4 33 | $Dy + Dx + X \rightarrow Dx$ | Add source and eXtend bit to destination | |
| | | -(Ay),-(Ax) | | - | - | | 12 | В | 2 | - | 2 | - | 2 | - 4 | - | $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ | 3 75 100 | |
| AND 4 | BWL | s,Dn | -**00 | В | - | S | S | S | S | S | S | S | 8 | 8 | s ⁴ | s AND Dn → Dn | Logical AND source to destination | |
| | | Dn,d | | В | | d | d | d | d | d | d | d | - | 20 - 2 | | Dn AND d → d | (ANDI is used when source is #n) | |
| ANDI 4 | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | - | - | S | #n AND d → d | Logical AND immediate to destination | |
| ANDI 4 | В | #n,CCR | | - | - | - | 2 | - | - | - | - | - | 1 | - | 8 | #n AND CCR → CCR | Logical AND immediate to CCR | |
| ANDI 4 | W | #n,SR | | - | - | - | * | - | - | (#) | | - | | 100 | S | #n AND SR → SR | Logical AND immediate to SR (Privileged) | |
| ASL | BWL | Dx,Dy | **** | В | 35 # 35 | - | - | - | - | 858 | - | 5 . | - | (- | :: + :: | X | Arithmetic shift Dy by Dx bits left/right | |
| ASR | | #n,Dy | | d | | _ | (2) | 2 | 2 | 121 | 2 | -20 | 2 | 1241 | S | | Arithmetic shift Dy #n bits L/R (#n: 1 to 8) | |
| | W | d | | | | d | d | d | d | d | d | d | - | :=: | * | Ğ | Arithmetic shift ds 1 bit left/right (.W only) | |
| Bcc | BW3 | address ² | | - | | - | - | - | - | - | - | - | - | 50 . 5 | | if cc true then | Branch conditionally (cc table on back) | |
| | | | | | | | | | | | | | | | | address → PC | (8 or 16-bit ± offset to address) | |
| BCHG | BL | Dn,d | * | Б | - | d | d | d | d | d | d | d | - | - | | NOT(bit number of d) \rightarrow Z | Set Z with state of specified bit in d then | |
| | | #n,d | | ď | | ď | d | ď | q | ď | ď | d | _ | - | S | NDT(bit n of d)→ bit n of d | invert the bit in d | |
| BCLR | BL | Dn,d | * | e | - | d | d | d | d | d | d | d | - | 1020 | _ | NDT(bit number of d) \rightarrow Z | Set Z with state of specified bit in d then | |
| DUL., | | #n,d | | ď | - | ď | ď | ď | ď | ď | ď | d | - | - | S | D → bit number of d | clear the bit in d | |
| BRA | BW3 | address ² | | - | | - | - | - | - | - | - | - | - | S.=S | | address → PC | Branch always (8 or 16-bit ± offset to addr) | |
| BSET | BL | Dn.d | * | Б | - | d | д | В | d | d | д | d | - | - | - | NDT(bit n of d) \rightarrow Z | Set Z with state of specified bit in d then | |
| UULI | | #n,d | | ď | | ď | q | ď | ď | ď | ď | d | 2 | 2500 2540 | 8 | 1 → bit n of d | set the bit in d | |
| BSR | BW ³ | address ² | | - | | - | - | - | - | - | - | - | | 77-81 | 0 | $PC \rightarrow -(SP)$; address $\rightarrow PC$ | Branch to subroutine (8 or 16-bit ± offset) | |
| BIST | | Dn.d | * | el | - | d | d | д | d | d | d | d | В | Ь | - | NDT(bit On of d) \rightarrow Z | Set Z with state of specified bit in d | |
| 0101 | u L | #n,d | | ď | ::516 ::25 | ď | q | ď | ď | ď | ď | d | ď | ď | 8 | NOT(bit #n of d) \rightarrow Z | Leave the bit in d unchanged | |
| CHK | W | s,Dn | -*000 | В | | S | 2 | S | 8 | S | S | S | S | S | 8 | if Dn <d dn="" or="">s then TRAP</d> | Compare On with D and upper bound [s] | |
| CLR | BWL | d d | -0100 | d | - | d | q | q | q | q | q | d | - | - | - | | Clear destination to zero | |
| CMP 4 | _ | s,Dn | _*** | В | s ⁴ | S | 2 | 8 | 8 | - | S | S | | S | s ⁴ | set CCR with Dn – s | Compare On to source | |
| CMPA 4 | WL | s,An | _*** | - | B | - | | | 1 1 1 | 8 | 200 | | S | | 8 | set CCR with An - s | Compare An to source | |
| CMPI 4 | | #n,d | _*** | g | R | z d | g S | g | g g | s d | g g | s d | 8 | S - | 8 | set CCR with d - #n | Compare destination to #n | |
| CMPM 4 | BWL | (Ay)+,(Ax)+ | _*** | u | - | - | | - | - | - | - | - | - | | - 8 | set CCR with (Ax) - (Ay) | Compare (Ax) to (Ay); Increment Ax and Ay | |
| DBcc | W | Dn,addres ² | | - | - | | 8 | - | | 120 120 | - | - | - | 17 <u>2</u> 1 | | | Test condition, decrement and branch | |
| DDCC | W | Dn,adores | | - | - | - | - | - | - | - | - | - | - | - | - | if cc false then { Dn-1 \rightarrow Dn if Dn \leftrightarrow -1 then addr \rightarrow PC } | (16-bit ± offset to address) | |
| DIVE | W | - D- | -***0 | | \vdash | | - 12 | | - | | | - 20 | | - 22 | - | | | |
| DIVI | W | s,Dn | -***0 | В | : F | 2 | Z | 8 | 2 | 8 | S | 8 | 2 | 8 | 8 | ±32bit Dn / ±16bit s → ±Dn | On= [16-bit remainder, 16-bit quotient] | |
| DIVU | W | s,Dn | -**00 | 6 | - | 8 | S | S | S | 8 | S | S | S | S | S | | Dn= [16-bit remainder, 16-bit quotient] | |
| EDR 4 | BMT | Dn,d | | 6 | - | d | d | d | d | d | d | d | _ | - | | Dn XOR d → d | Logical exclusive DR Dn to destination | |
| EDRI 4 | terminate and the same | #n,d | -**00 | d | - | d | d | d | d | d | d | d | - | 0.00 | S | #n XOR d → d | Logical exclusive DR #n to destination | |
| EDRI 4 | 8 | #n,CCR | | - | - | - | | - | . 5 | - | - | - | - | 850 | 2 | #n XOR CCR → CCR | Logical exclusive DR #n to CCR | |
| EDRI ⁴ | W | #n,SR | | - | - | - | - | - | • | - | | - | - | - | 2 | #n XOR SR → SR | Logical exclusive DR #n to SR (Privileged) | |
| EXG | L | Rx,Ry | | В | В | - | - | - | - | 121 | - | - | - | - | - | register ←→ register | Exchange registers (32-bit only) | |
| EXT | WL | Dn | -**00 | d | - | - | - | - | - | - | - | - | - | | - | $Dr.B \rightarrow Dr.W \mid Dr.W \rightarrow Dr.L$ | Sign extend (change .B to .W or .W to .L) | |
| ILLEGAL | | | | - | | | (5) | - | -5 | 370 | - | 10 7 2 | | 355 | 190 | $PC \rightarrow -(SSP); SR \rightarrow -(SSP)$ | Generate Illegal Instruction exception | |
| JMP | | d | | - | - | d | 3 | 3 | d | d | d | d | d | d | • | ^d → PC | Jump to effective address of destination | |
| JSR | | d | | - | - | d | 124 | - | d | d | d | d | d | d | - | $PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$ | push PC, jump to subroutine at address d | |
| LEA | L | s,An | | - | В | S | 124 | - | 8 | 8 | S | S | S | S | - | ↑s → An | Load effective address of s to An | |
| LINK | | An,#n | | | | - | - | - | - | * | - | - | + | - | | $An \rightarrow -(SP); SP \rightarrow An;$ | Create local workspace on stack | |
| | | D-26240000- | | | | | | | | | | | | | | $SP + \#n \rightarrow SP$ | (negative n to allocate space) | |
| LSL | BWL | Dx,Dy | ***0* | В | | - | - | - | 2 | 12 | - " | - | 2 | 041 | - | X- | Logical shift Dy, Dx bits left/right | |
| LSR | | #n.Dy | | d | | * | - | - | - | | - | | | - | S | Logical shift Dy, #n bits L/R (#n: 1 to 8) | | |
| 11000E | W | d | | - | - | d | d | d | d | d | d | d | - | - | - | 0-> | Logical shift d 1 bit left/right (.W only) | |
| MOVE 4 | BWL | | -**00 | В | s ⁴ | В | В | В | В | В | В | В | S | S | s4 | $s \rightarrow d$ | Move data from source to destination | |
| MOVE | W | s,CCR | | S | - | 8 | 2 | S | 8 | S | S | 2 | S | 2 | 2 | $s \rightarrow CCR$ | Move source to Condition Code Register | |
| MOVE | W | s,SR | | 8 | - | 8 | 8 | S | 8 | 8 | 8 | 8 | 2 | 8 | 2 | $s \rightarrow SR$ | Move source to Status Register (Privileged) | |
| MOVE | W | SR,d | | d | | d | ď | d | d | d | d | d | _ | - | - | SR → d | Move Status Register to destination | |
| MOVE | 1 | USP,An | | - | d | - | - | - | - u | - u | - | - | - | 12 | - | USP → An | Move User Stack Pointer to An (Privileged) | |
| MUAC | L | An,USP | | | 8 | ٦ | | [] | | | | | [| - | - | An → USP | Move An to User Stack Pointer (Privileged) | |
| | DWI | | XNZVC | De | - | ()-1 | (An)+ | -(An) | (i An) | (i An Da) | ahe W | ahe I | (; DC) | (i,PC,Rn) | #n | All 7 DOF | MARS ALL EL DOCK DUCK FULLER (FLIVINGEN) | |
| | BWL | b,a | XNZVC | Un | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PG) | (ı,PG,Kn) | #n | ļ. | | |

Midterm Exam S4 5/10

$Computer\ Architecture-EPITA-S4-2021/2022$

| Upcode | Size | Uperand | CCR | _ t | :ttel | ctive | Addres | S=2 | ource, | d=destina | ition, e | eithe= | r, i=dis | placemen | it | Uperation | Vescription |
|--------------------|--------|----------------------|---------------|--------|----------------|--------|--------|-------|---------------|-----------|----------|--------|----------|-----------|----------------|---|--|
| | BWL | b,z | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | |
| M□VEA ⁴ | WL | s,An | | 2 | В | 8 | S | S | S | S | S | 2 | S | S | S | s → An | Move source to An (MDVE s,An use MDVEA) |
| MOVEM ⁴ | WL | Rn-Rn,d | | | | d | - | d | d | d | d | d | - | - | | Registers → d | Move specified registers to/from memory |
| | 000175 | s,Rn-Rn | | S.F. | • | 8 | S | - | 8 | S | 8 | S | 2 | 8 | | s → Registers | (.W source is sign-extended to .L for Rn) |
| MOVEP | WL | Dn,(i,An) | | 8 | - | - | - | - | d | - | - | - | - | - | | Dn → (i,An)(i+2,An)(i+4,A. | Move Dn to/from alternate memory bytes |
| | | (i,An),Dn | | d | • | - | · * | - | 8 | - | . = | | # | - | • | (i,An) → Dn(i+2,An)(i+4,A. | (Access only even or odd addresses) |
| MOVEQ ⁴ | L | #n,Dn | -**00 | d | ·=: | | 88. | | - | | - | | | 37 | 8 | #n → Dn | Move sign extended B-bit #n to Dn |
| MULS | W | s,Dn | -**00 | В | - | S | S | S | S | S | S | S | S | S | S | ±16bit s * ±16bit Dn → ±Dn | Multiply signed 16-bit; result: signed 32-bit |
| MULU | W | s,Dn | -**00 | В | - | S | S | S | S | S | S | S | S | S | S | 16bit s * 16bit On → On | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| NBCD | В | d | *U*U* | d | - | d | d | d | d | d | d | d | - | 898 | - | $\Box - d_0 - X \rightarrow d$ | Negate BCD with eXtend, BCD result |
| NEG | BWL | d | **** | d | - | d | d | d | d | d | d | d | - | - | 1 | D-d → d | Negate destination (2's complement) |
| NEGX | BWL | d | **** | d | - | d | d | d | d | d | d | d | - | - | • | D - d - X → d | Negate destination with eXtend |
| NOP | | | | 2 | - | - | - 2 | - | - | 140 | - | - | 2 | 822 | | None | No operation occurs |
| NOT | BWL | d | -**00 | d | - | d | d | d | d | d | d | d | | 134 | - | NDT(d) → d | Logical NOT destination (I's complement) |
| DR ⁴ | | s,Dn | -**00 | В | 2 4 3 | 8 | S | S | 8 | S | S | 8 | S | S | s ⁴ | s DR Dn → Dn | Logical DR |
| | | Dn,d | | В | - | ď | d | d | d | ď | d | d | 2 | 0/20 | - | Dn DR d \rightarrow d | (ORI is used when source is #n) |
| DRI 4 | BWL | #n,d | -**00 | d | 190 | d | d | d | d | d | d | d | - | - | 2 | #n DR d → d | Logical DR #n to destination |
| DRI ⁴ | В | #n,CCR | | - | | - | - | - | - | - | - | - | - | | | #n DR CCR → CCR | Logical DR #n to CCR |
| DRI ⁴ | W | #n,SR | | - | | - | - | - | - | 7.50 | - | | - | | | #n DR SR → SR | Logical DR #n to SR (Privileged) |
| PEA | T. | S | | _ | - | S | - | - | S | 8 | S | 8 | S | 2 | 2 | ↑s → -(SP) | Push effective address of s onto stack |
| RESET | | | | - | - | - | | - | - | - | - | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| ROL | BWL | Dx,Dy | -**0* | В | - | - | - | - | - | | - | | - | - | - | | Rotate Dy, Dx bits left/right (without X) |
| ROR | unt | #n,Dy | | ď | - | | - | | - | - | - | - | 1 | - | S | [- | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| Kuk | W | d d | | - | | d | d | d | d | d | d | d | | 74 | - | | Rotate d 1-bit left/right (.W only) |
| RDXL | | Dx,Dy | ***0* | В | - | - | - | - | - | - | - | - | - | 10-1 | 000 | → X——— | Rotate Dy, Dx bits L/R, X used then updated |
| ROXR | BIVE | #n,Dy | | ď | _ | 2 | 22 | 2 | 2 | _ | 2 | - | _ | _ | S | [4] | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| | W | d | | - | _ | d | d | ф | Ь | d | d | d | | 1.4 | - | X 🕶 C | Rotate destination 1-bit left/right (.W only) |
| RTE | | | | - | - H | - | - | - | - | - | - | - | - | | 1140 | $(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$ | Return from exception (Privileged) |
| RTR | - | | | - | - | - | - | - | - | - | | - | | - | - | $(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$ | Return from subroutine and restore CCR |
| RTS | | | | | - | - | 4 | _ | _ | - | | - | _ | 323 | - | (SP)+ → PC | Return from subroutine |
| SBCD | В | Dy,Dx | *U*U* | е | - | - | - | - | - | - | _ | - | - | - | | $Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$ | Subtract BCD source and eXtend bit from |
| 0000 | | -(Ay),-(Ax) | | | | - | - | В | _ | - | _ | | _ | 200 | | $-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$ | destination, BCD result |
| Scc | В | d | | d | - | d | d | q | Ь | d | ф | d | _ | 72 | _ | If cc is true then I's \rightarrow d | If cc true then d.B = 11111111 |
| 000 | u | u | | u | | | u | | 7. U . | u | u | u | | 3123 | 7 | else D's → d | else d.B = 00000000 |
| STOP | | #n | ===== | _ | - | - | - | - | - | - | - | - | - | | 8 | #n → SR; STOP | Move #n to SR, stop processor (Privileged) |
| SUB 4 | BWL | s,Dn | **** | В | S | 8 | s | 8 | 8 | 8 | 8 | S | 8 | S | - | Dn - s → Dn | Subtract binary (SUBI or SUBO used when |
| 000 | BILL | Dn,d | | 6 | d ⁴ | d | d | d | d d | d | q | d | - 8 | 8 | 9 | d - Dn → d | source is #n. Prevent SUBQ with #n.L) |
| SUBA ⁴ | WL | s,An | | 2 | и В | - | 1 | S | 8 | 10000 | 8 | S | 8 | _ | 8 | An - s → An | Subtract address (.W sign-extended to .L) |
| SUBI 4 | 14.5 | #n,d | **** | d | - 8 | d | g d | d | d | d d | d | d d | - 8 | S - | | d - #n → d | Subtract immediate from destination |
| SUBO 4 | | #n,d #n,d | **** | d | d | d | d | d | d | d | d | d | - | - | | d-#n → d | Subtract quick immediate (#n range: 1 to 8) |
| ZNBX | | | **** | _ | | - | - | - | - | - | _ | _ | - | 921 | | | Subtract quick immediate (#n range: 1 to o) |
| YOUR | DAAT | Dy.Dx -(Ay),-(Ax) | | 8 | - | - | - | | | | | - | - | | | $\begin{array}{ccc} Dx - Dy - X \rightarrow Dx \\ (Ax) & (Ax) & Y \rightarrow (Ax) \end{array}$ | and the control of the second control of the second control of the second control of the second control of the |
| SWAP | W | Dn (AX) | -**00 | d | - | - | - | В | - | 2.50 | - | - | | | | -(Ax)(Ay) - X → -(Ax) | destination |
| | В | d d | -**00 | d | - | _ | | - | | | | 175 | - | 100 | - | bits [31:16] ← → bits [15:0] | Exchange the 16-bit halves of Dn |
| TAS | 0 | | | - | | d | d | d | d | d | ф | d | - 220 | • | - | test d→CCR; 1 → bit7 of d | N and Z set to reflect d, bit7 of d set to I |
| TRAP | | #n | | 12 | - | - | - | - | - | 320 | - | - | - | - | S | PC →-(SSP);SR →-(SSP); | Push PC and SR, PC set by vector table #n |
| TDADY | | | 20,200 (1902) | | | _ | | | | | | | _ | | - | (vector table entry) → PC | (#n range: 0 to 15) |
| TRAPV | DWI | 1 | -**00 | - | • | - | - | - | - 1 | - 1 | - | - | 5 | 1571 | | If V then TRAP #7 | If overflow, execute an Overflow TRAP |
| TZT | BWL | | *00 | d | - | d | d | d | d | d | d | d | | - | 10-41 | test d → CCR | N and Z set to reflect destination |
| UNLK | murr | An | | - D | d | - // \ | - 4 | - 0.5 | | | - 1 111 | - | | | - | $An \rightarrow SP$: $(SP)+ \rightarrow An$ | Remove local workspace from stack |
| | BWL | b,z | XNZVC | Un | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | |

| Condition Tests (+ DR, ! NDT, ⊕ XDR; " Unsigned, " Alternate cc) | | | | | | | | |
|---|----------------|----------|-----|------------------|-----------------------|--|--|--|
| CC | Condition | Test | CC | Condition | Test | | | |
| T | true | 1 | VC. | overflow clear | !V | | | |
| F | false | 0 | VS. | overflow set | ٧ | | | |
| HI | higher than | !(C + Z) | PL | plus | !N | | | |
| T2 _n | lower or same | C+Z | MI | minus | N | | | |
| HS", CC® | higher or same | !C | GE | greater or equal | !(N ⊕ V) | | | |
| LO", CSª | lower than | C | LT | less than | (N ⊕ V) | | | |
| NE | not equal | 1Z | GT | greater than | $![(N \oplus V) + Z]$ | | | |
| EQ | equal | 2 | LE | less or equal | $(N \oplus V) + Z$ | | | |

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

Distributed under the GNU general public use license.

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit) USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, ≡ set directly

PC Program Counter (24-bit)

SR Status Register (16-bit)

Midterm Exam S4 6/10

| | | _ | |
|-------------|-------------|----------------|---|
| I act name. | First name: | Crour | |
| Lasi name. | First name: | (TI () [] [| 1 |
| | | | |

ANSWER SHEET TO BE HANDED IN

Exercise 1

| Instruction | Memory | Register |
|-----------------------------|---|------------------------------------|
| Example | \$005000 54 AF 00 40 E7 21 48 C0 | A0 = \$00005004 A1 = \$0000500C |
| Example | \$005008 C9 10 11 C8 D4 36 FF 88 | No change |
| MOVE.L #4507,-(A1) | | |
| MOVE.B \$5009,-6(A1) | | |
| MOVE.W 8(A1),-37(A2,D0.W) | | |
| MOVE.L -4(A2),\$21(A0,D2.L) | | |

Exercise 2

| Operation | Size (bits) | Missing Number (hexadecimal) | N | Z | V | C |
|------------------|----------------|---------------------------------|---|---|---|---|
| \$80 + \$? | 8 | | 1 | 0 | 0 | 0 |
| \$8000 + \$? | 16 | | 0 | 1 | 1 | 1 |
| \$80000000 + \$? | 32 | | 0 | 0 | 1 | 1 |

Exercise 3

| Values of registers after the execution of the program. Use the 32-bit hexadecimal representation. | | | | | | |
|---|--|--|--|--|--|--|
| D1 = \$ D3 = \$ | | | | | | |
| D2 = \$ D4 = \$ | | | | | | |

| | Computer Archit | ccture Li i i i | J 4 - 2021/2022 | |
|------------|-----------------|-----------------|----------------------------|--|
| Exercise 4 | | | | |
| FillScreen | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| 1 | | | | |

| | Computer Architecture – EPITA – S4 – 2021/2022 |
|--------------|--|
| GetRectangle | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

| | Computer Architecture – EPITA – S4 – 2021/2022 |
|------------|--|
| MoveSprite | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |