## Key to Midterm Exam S4 Computer Architecture

Duration: $\mathbf{1} \mathbf{h r} 30 \mathrm{~min}$
Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the answer sheet. Write down the new values of the registers (except the PC) and memory that are modified by the instructions. Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.

Initial values:
D0 $=\$$ FFFF0015 A0 $=\$ 00005000 \quad$ PC $=\$ 00006000$

## Exercise 2 (3 points)

Complete the table shown on the answer sheet. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). If multiple answers are possible, choose the smallest one.

## Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.


## Exercise 4 ( 9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. Be careful. All the subroutines must contain 15 lines of instructions at the most.

Structure of a bitmap:

| Field | Size <br> (bits) | Encoding | Description |
| :--- | :---: | :--- | :--- |
| WIDTH | 16 | Unsigned integer | Width of the bitmap in pixels |
| HEIGHT | 16 | Unsigned integer | Height of the bitmap in pixels |
| MATRIX | Variable | Bitmap | Dot matrix of the bitmap. <br> If a bit is 0, the displayed pixel is black. <br> If a bit is 1, the displayed pixel is white. |

Structure of a sprite:

| Field | Size <br> (bits) | Encoding | Description |
| :--- | :---: | :--- | :--- |
| STATE | 16 | Unsigned integer | Current display state of the sprite <br> Only two possible values: HIDE $=0$ or SHOW = 1 |
| X | 16 | Signed integer | Abscissa of the sprite |
| Y | 16 | Signed integer | Ordinate of the sprite |
| BITMAP1 | 32 | Unsigned integer | Address of the first bitmap |
| BITMAP2 | 32 | Unsigned integer | Address of the second bitmap |

We assume that the size of the bitmap 1 is always equal to that of the bitmap 2 .

Constants that are already defined:

| VIDEO_START | equ | \$ffb500 | ; Starting address of the video memory |
| :--- | :--- | :--- | :--- |
| VIDEO_SIZE | equ | $(480 * 320 / 8)$ | ; Size in bytes of the video memory |
|  | equ | 0 |  |
| WIDTH | equ | 2 |  |
| HEIGHT | equ | 4 |  |
| MATRIX |  |  |  |
| STATE | equ | 0 | 2 |
| X | equ | 4 |  |
| Y | equ | 6 |  |
| BITMAP1 | equ | 10 |  |
| BITMAP2 | equ | 0 |  |
| HIDE | equ | 1 |  |
| SHOW |  |  |  |

1. Write the FillScreen subroutine that fills the video memory with a 32-bit integer.

Input: D0.L = A 32-bit integer used to fill the video memory.
2. Write the GetRectangle subroutine that returns the coordinates of the rectangle that marks out the boundaries of a sprite.
Input: A0.L = Address of the sprite.
Outputs: D1.W = Abscissa of the top left corner of the sprite.
D2.W = Ordinate of the top left corner of the sprite.
D3.W = Abscissa of the bottom right corner of the sprite.
D4.W = Ordinate of the bottom right corner of the sprite.
3. Write the MoveSprite subroutine that moves a sprite in a relative way. If the new position of the sprite is off the screen, the sprite must remain still (the new position will be ignored).
Inputs: A1.L = Address of a sprite.
D1.W = Relative horizontal displacement in pixels (16-bit signed integers).
D2.W = Relative vertical displacement in pixels (16-bit signed integers).
Outputs: D0.L returns false (0) if the sprite has not moved (its new position was out of the screen).
D0.L returns true (1) if the sprite has moved.

To know if a sprite is out of the screen, you can call the IsOutOfScreen subroutine. We will assume that this subroutine has already been written (you do not have to write it).
Inputs: A0.L = Address of a bitmap.
D1.W = Abscissa of the bitmap in pixels (16-bit signed integer).
D2.W = Ordinate of the bitmap in pixels (16-bit signed integer).
Outputs: $\mathbf{Z}$ returns false (0) if the bitmap is not out of the screen.
$\mathbf{Z}$ returns true (1) if the bitmap is out of the screen.

Computer Architecture－EPITA－S4－2021／2022
EASy68K Quick Reference v1．8 http：／／www．wowgwep．com／EASy68K．htm Copyright © 2004－2007 By：Chuck Kelly

| Dpcade | Siza | Iperand | CLR |  | Effect | tive A | Addres | s s | ource， | dest | ， | ， | ， | lacement |  | Dparation | Descriptian |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s，d | XNZVC | Dn | An | （An） | （An）＋ | －（An） | （i，An） | （i，An，Rn） | abs．W | abs．L | （i．，PC） | （i，$, C, R \mathrm{Rn}$ ） | \＃n |  |  |
| ABCD | $B$ | $\begin{aligned} & D y, D x \\ & -(A y)-(A x) \end{aligned}$ | ＊U＊${ }^{\text {＊}}$ | E |  |  | － | 8 | － | － | － | － | － | － | $-1$ | $\begin{aligned} & D_{y_{10}}+D_{x_{01}}+X \rightarrow x_{10} \\ & -(A y)_{10}+-(A x)_{10}+X \rightarrow-(A x)_{10} \end{aligned}$ | Add BCD source and eXtend bit to destination，BCD result |
| ADD ${ }^{4}$ | BWL | s，Dn <br> Dn，d | ＊＊＊＊＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~B} \end{aligned}$ | $\begin{array}{\|c} \mathrm{s} \\ \mathrm{~d}^{4} \end{array}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | s | $s$ | $s^{4}$ | $\begin{aligned} & s+D_{n} \rightarrow D_{n} \\ & D_{n}+d \rightarrow d \end{aligned}$ | Add binary（ADDI or ADDD is used when source is \＃n．Prevent ADDI with \＃n．l） |
| ADDA ${ }^{4}$ | WL | s，An |  | 5 | E | 8 | $\delta$ | s | $s$ | 8 | $s$ | $s$ | $s$ | $s$ | s | $s+A n \rightarrow A n$ | Add address（．W sign－extended to．L） |
| ADDI ${ }^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | s | $\# \mathrm{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add immediate to destination |
| $\mathrm{ADOL}^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | d | d | d | d | d | d | d | d | － | － | S | $\# \mathrm{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add quick immediate（\＃п range：I to 8） |
| ADDX | BWL | $\begin{aligned} & \text { Dy, Dx } \\ & -(A y)-(A x) \end{aligned}$ | ＊＊＊＊＊ | E |  |  | － | 8 | － | － | － | － | － | － |  | $\begin{aligned} & D y+D x+X \rightarrow D x \\ & -(A y)+-(A x)+X \rightarrow-(A x) \end{aligned}$ | Add source and eXtend bit to destination |
| AND ${ }^{4}$ | BWL | s．Dn <br> Dn，d | －＊＊00 | $\begin{aligned} & \mathrm{e} \\ & \mathrm{e} \end{aligned}$ |  | $\begin{array}{r} \mathrm{s} \\ \mathrm{~d} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | $s$ | $s^{4}$ | $\begin{aligned} & \mathrm{s} \text { AND Dn } \rightarrow \mathrm{Dn}_{\mathrm{n}} \\ & \mathrm{Dn}_{\mathrm{n}} \text { AND d } \rightarrow \mathrm{d} \end{aligned}$ | Logical AND source to destination （ANDI is used when source is \＃n） |
| ANOI $^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | s | $\#$ AND d $\rightarrow$ d | Logical AND immediate to destination |
| $\mathrm{ANOI}^{4}$ | $B$ | \＃n，LCR | 三트프틀 | － | － | － | － | － | － | － | － | － | － | － | $\delta$ | \＃n AND CLR $\rightarrow$ CLR | Logical AND immediate to CLR |
| ANDI $^{4}$ | W | \＃n，SR | 크트틍 | － | － | － | － | － | － | － | － | － | － | － | s | \＃n AND SR $\rightarrow$ SR | Logical AND immediate to SR（Privileged） |
| $\begin{aligned} & \text { ASL } \\ & \text { ASR } \end{aligned}$ | $\begin{gathered} \hline \text { BWL } \\ \text { W } \end{gathered}$ | $\begin{aligned} & D x, D y \\ & \# n, D y \\ & \text { d } \end{aligned}$ | ＊＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ |  |  | d |  |  | $\mathrm{d}$ |  | d |  |  | s | $\rightarrow$ | Arithmetic shift Dy by Dx bits left／right Arithmetic shift Dy \＃n bits L／R（\＃n：Ito 8） Arithmetic shift ds I bit left／right（．W only） |
| Bcc | BW ${ }^{3}$ | address ${ }^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | if ec true then address $\rightarrow$ Р | Branch conditionally（ce table on back） （8 or lf－bit $\pm$ offset to address） |
| BLHG | B L | Dn，d <br> \＃n，d | －－ | $\begin{aligned} & e^{1} \\ & d^{1} \end{aligned}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | s | NOT（bit number of d）$\rightarrow$ Z NDT（bit n of d）$\rightarrow$ bit $n$ of $d$ | Set $Z$ with state of specified bit in d then invert the bit in d |
| BCLR | B L | Dn，d \＃n，d | －－＊－－ | $\begin{aligned} & \mathrm{e}^{\mathrm{I}} \\ & \mathrm{~d}^{\mathrm{d}} \end{aligned}$ |  | $\begin{aligned} & \text { d } \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | s | $\begin{aligned} & \text { NDT(bit number of } d \text { ) } \rightarrow z \\ & \square \rightarrow \text { bit number of } d \end{aligned}$ | Set $Z$ with state of specified bit in d then clear the bit ind |
| BRA | BW ${ }^{3}$ | address ${ }^{2}$ | －－－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | address $\rightarrow$ Р［ | Branch always（8 or li－bit $\pm$ offset to addr） |
| BSET | B L | Dn，d \＃n，d | －－＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | $s$ | $\begin{aligned} & \text { NOT( bit } n \text { of } d) \rightarrow z \\ & 1 \rightarrow \text { bit } n \text { ofd } \end{aligned}$ | Set $Z$ with state of specified bit in d then set the bit in d |
| BSR | $B W^{3}$ | address ${ }^{2}$ | －－－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | PC $\rightarrow$－（SP）；address $\rightarrow$ P［ | Branch to subroutine（8 or 16 －bit $\pm$ offset） |
| BIST | B L | Dn，d <br> \＃n，d | －－ | $\begin{aligned} & \mathrm{e}^{\mathrm{I}} \\ & \mathrm{~d}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\mathrm{s}$ | $\begin{aligned} & \text { NDT( bit Dn of } d) \rightarrow z \\ & \text { NOT(bit \#n of } d) \rightarrow z \end{aligned}$ | Set $Z$ with state of specified bit in d Leave the bit ind unchanged |
| CHK | W | s，Dn | －＊UUU | E | － | s | s | s | s | s | s | s | s | $s$ | s | if $\mathrm{Dn}_{\sim}<\square_{\text {ar }} \mathrm{D}_{n}>$ s then TRAP | Compare Dn with प and upper bound［s］ |
| CLR | BWL | d | －0100 | d | － | d | d | d | d | d | d | d | － | － | － | $\square \rightarrow$ d | Clear destination to zero |
| CMP ${ }^{4}$ | BWL | s，Dn | －＊＊＊＊ | E | $\mathrm{s}^{4}$ | s | $s$ | $s$ | s | s | s | s | s | $s$ | $\mathrm{s}^{4}$ | set CLR with $\mathrm{D}_{\mathrm{n}}-\mathrm{s}$ | Compare Dn to saurce |
| CMPA $^{4}$ | WL | s．An | －＊＊＊＊ | s | E | 8 | $s$ | s | 5 | $s$ | s | s | $s$ | $s$ | s | set CLR with An－s | Compare An to source |
| CMP1 ${ }^{4}$ | BWL | \＃n，d | －＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | s | set CLR withd－\＃n | Compare destination to \＃n |
| CMPM $^{4}$ | BWL | （Ay）＋，（Ax）＋ | －＊＊＊＊ | － | － | － | e | － | － | － | － | － | － | － | － | set CLR with（Ax）－（Ay） | Compare（Ax）to（Ay）；Increment Ax and Ay |
| DBcc | W | Dn，addres ${ }^{2}$ | －－－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | if ce false then $\left\{\mathrm{Dn}_{\mathrm{n}} \mathrm{I} \rightarrow \mathrm{D}_{\mathrm{n}}\right.$ <br> if $\mathrm{Dn}_{\mathrm{n}}$ く＞－ 1 then addr $\rightarrow$ P $\}$ | Test condition，decrement and branch （1F－bit $\pm$ offset to address） |
| DIVS | W | s，Dn | －＊＊＊0 | E | － | s | s | s | s | s | s | s | s | $s$ | 5 | $\pm 32 \mathrm{bit} \mathrm{Dn} / \pm$｜6bit s $\rightarrow \pm \mathrm{Dn}^{\text {n }}$ | Dn n ［［16－bit remainder，l6－bit quatient ］ |
| DIVI | W | s，Dn | －＊＊＊0 | E | － | s | 8 | $s$ | $s$ | 8 | $s$ | s | s | 8 | s | 32 bit Dn／估its $\rightarrow$ Dn | $\mathrm{D}_{\mathrm{n}}=$［ 16－bit remainder，If－bit quotient ］ |
| ERR ${ }^{4}$ | BWL | Dn，d | －＊＊00 | E | － | d | d | d | d | d | d | d | － | － | $\mathrm{s}^{4}$ | Dn X $\mathrm{DR} \mathrm{d} \rightarrow$ d | Logical exclusive DR Dn to destination |
| EDR1 ${ }^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n XDR d $\rightarrow$ d | Logical exclusive IR \＃n to destination |
| EDR ${ }^{4}$ | B | \＃n．LCR |  | － | － | － | － | － | － | － | － | － | － | － | s | \＃n XDR RCR $\rightarrow$ CLR | Logical exclusive DR \＃n to CCR |
| EDRI ${ }^{4}$ | W | \＃n，SR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | $s$ | \＃n XDR SR $\rightarrow$ SR | Logical exclusive IR \＃n to SR（Privileged） |
| EXI | L | Rx，Ry | －－－－－ | 8 | E | － | － | － | － | － | － | － | － | － | － | register $\leftarrow \rightarrow$ register | Exchange registers（32－bit only） |
| EXT | WL | Dn | －＊＊00 | d | － | － | － | － | － | － | － | － | － | － | － |  | Sign extend（change ．B to．W or．W to．L） |
| ILLEGAL |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | P $\rightarrow$－（SSP）；SR $\rightarrow$－（SSP） | Generate Illegal Instruction exception |
| JMP |  | d |  | － | － | d | － | － | d | d | d | d | d | d | － | $\uparrow d \rightarrow$ 「L | Jump to effective address of destination |
| JSR |  | d | －－－－－ | － | － | d | － | － | d | d | d | d | d | d | － | 䦻 $\rightarrow$－（SP）：$\uparrow$ d $\rightarrow$ 䦻 | push Pए，jump to subroutine at address d |
| LEA | L | s．An | －－－－－ | － | E | S | － | － | 8 | 8 | 8 | s | s | $s$ | － | $\uparrow_{\mathrm{s}} \rightarrow \mathrm{An}$ | Load effective address of $s$ to An |
| LINK |  | An，\＃n | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & A n \rightarrow-(S P) ; S P \rightarrow A n ; \\ & S P+\# n \rightarrow S P \end{aligned}$ | Create local warkspace on stack （negative $n$ to allocate space） |
| $\begin{aligned} & \text { LSL } \\ & \text { LSR } \end{aligned}$ | BWL | $\begin{aligned} & D x, D y \\ & \# n, D y \\ & \text { d } \end{aligned}$ | ＊＊＊0＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ | － |  |  |  |  | $\mathrm{d}$ |  |  |  | - | s | $\underset{0 \rightarrow 4}{x} \longrightarrow$ | Logical shift Dy．Dx bits left／right Logical shift Dy．\＃n bits L／R（\＃n：I to B） Lugical shift d I bit left／right（．W only） |
| MIVE $^{4}$ | BWL | s．d | －＊＊00 | E | $s^{4}$ | 8 | 8 | E | E | E | 8 | E | s | 8 | $\mathrm{s}^{4}$ | $s \rightarrow$ d | Move data from source to destination |
| MDVE | W | s．CLR | 트ㅌㅡㅡㅔ | $\Sigma$ | － | 8 | 8 | s | s | S | 5 | $\delta$ | $s$ | 5 | 8 | $s \rightarrow$ CLR | Move source to Condition Code Register |
| MDVE | W | s，SR |  | 5 | － | s | $s$ | 5 | 5 | 8 | 5 | s | s | $s$ | s | $s \rightarrow$ SR | Move source to Status Register（Privileged） |
| MIVE | W | SR，d | －－－－－ | d | － | d | d | d | d | d | d | d | － | － | － | SR $\rightarrow$ d | Move Status Register to destination |
| MDVE | L | $\begin{aligned} & \text { USP.An } \\ & \text { An,USP } \end{aligned}$ | －－－－－ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ |  | － | － | － | － | － | － | － | － |  | $\begin{aligned} & U S P \rightarrow A n \\ & A n \rightarrow U S P \end{aligned}$ | Move User Stack Pointer to An（Privileged） Move An to User Stack Pointer（Privileged） |
|  | BWL | s．d | XNZVC | Dn | An | （An） | （An）＋ | －（An） | （i．An） | （i．An．Rn） | abs．W | abs．L | （i．PC） | （i， $\mathrm{F} \mathrm{C}, \mathrm{Rn}$ ） | \＃n |  |  |

Computer Architecture－EPITA－S4－2021／2022

| Upcode | Sizs | Uperana | Liek |  | tteet | 1 | Adares | s s＝s | uurce， | d＝destina | tion， $\mathrm{e}=$ | ＝either | sp | splacement |  | Uperation | Uescriptian |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s．d | XNZVC | Dn | An | （An） | （An）＋ | －（An） | （i．An） | （i，An．Rn） | abs．W | abs．L | （i．PC） | （i．PC，Rn） | \＃n |  |  |
| MIVEA ${ }^{4}$ | WL | s．An | －－－－－ | $s$ | B | s | $s$ | $s$ | s | $s$ | s | s | s | s | $s$ | $s \rightarrow A_{n}$ | Move source to An（MIVE s，An use MDVEA） |
| MDVEM ${ }^{4}$ | WL | Rn－Rn，d s，Rn－Rn | －－ |  | － | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | s | $\mathrm{d}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | s | $s$ | - | $\begin{aligned} & \text { Registers } \rightarrow \mathrm{d} \\ & \mathrm{~s} \rightarrow \text { Registers } \end{aligned}$ | Move specified registers to／from memory （．W saurce is sign－extended to ． L for Rn ） |
| MIVEP | WL | $\begin{aligned} & D_{0,(i, A n)} \\ & \left(\mathrm{i}, \mathrm{An}_{\mathrm{n}}\right), \mathrm{On} \end{aligned}$ | －－－－－ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $-$ |  |  |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ | － |  |  |  |  | $-$ | $\begin{aligned} & D_{n \rightarrow} \rightarrow(i, A n) \ldots(i+2, A n) \ldots(i+4, A . \\ & (i, A n) \rightarrow D_{n} . .(i+2, A n) \ldots(i+4, A . \end{aligned}$ | Mave Dn to／from alternate memory bytes （Access only even ar add addresses） |
| MDVED ${ }^{4}$ | L | \＃n，Dn | －＊＊00 | $d$ | － | － | － | － | － | － | － | － | － | － | $\delta$ | $\# \mathrm{n} \rightarrow \mathrm{Dn}$ | Move sign extended 8－bit \＃n to Dn |
| MULS | W | s．Dn | －＊＊00 | E | － | s | s | $s$ | s | $s$ | s | s | s | s | s |  | Multiply signed If－bit；result：signed 32－bit |
| MULLI | W | s，Dn | －＊＊00 | E | － | s | s | s | S | s | s | s | S | $s$ | s |  | Multiply unsig＇d IS－bit；result：unsig＇d 32－bit |
| NBED | B | d | ＊U＊U＊ | d | － | d | d | d | d | d | d | d | － | － | － | $\square-\mathrm{d}_{0}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate BCD with eXtend，BCD result |
| NEE | BWL | d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | － | $\square-\mathrm{d} \rightarrow \mathrm{d}$ | Negate destination（2＇s complement） |
| NEEX | BWL | d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | － | $\square-\mathrm{d}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate destination with eXtend |
| NDP |  |  | －－ | － | － | － | － | － | － | － | － | － | － | － | － | None | No operation occurs |
| NDT | BWL | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | $\mathrm{NDT}(\mathrm{d}) \rightarrow$ d | Logical NDT destination（I＇s complement） |
| DR ${ }^{4}$ | BWL | $\begin{gathered} \mathrm{s}, \mathrm{Dn}_{n} \\ \mathrm{Dn}, \mathrm{~d} \end{gathered}$ | －＊＊00 | $\begin{aligned} & \text { E } \\ & \text { e } \end{aligned}$ | - | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | S | $s$ | $\begin{array}{\|l\|} \hline s^{4} \\ -1 \end{array}$ | $\begin{aligned} & s \nabla_{R} D_{n} \rightarrow D_{n} \\ & D_{n} \text { DR } d \rightarrow d \end{aligned}$ | $\begin{aligned} & \text { Logical DR } \\ & \text { ( } \mathrm{DRI} \text { is used when source is \#n) } \end{aligned}$ |
| DR14 | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | $s$ | \＃n ПRd $\rightarrow$ d | Logical DR \＃n to destination |
| DRI ${ }^{4}$ | B | \＃n，CRR | \＃\＃＝En＝ | － | － | － | － | － | － | － | － | － | － | － | $s$ | \＃n IR CLR $\rightarrow$ CLR | Logical DR \＃n to CLR |
| DR14 ${ }^{4}$ | W | \＃n，SR | 프＝ㅠ․․ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n IR SR $\rightarrow$ SR | Logical DR \＃n to SR（Privileged） |
| PEA | L | s | －－－－－ | － | － | s | － | － | s | 8 | $\delta$ | 8 | s | 8 | － | $\mathrm{T}_{\mathrm{s} ~}^{\text {}}$－－（SP） | Push effective address of s onto stack |
| RESET |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | Assert RESET Line | Issue a hardware RESET（Privileged） |
| $\begin{array}{\|l\|} \hline R D L \\ R D R \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { BWL } \\ \mathrm{W} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{Dx}, \mathrm{Dy} \\ & \# n, \mathrm{Dy} \\ & \mathrm{~d} \end{aligned}$ | －＊＊0＊ | $\begin{aligned} & \text { e } \\ & \text { d } \end{aligned}$ |  |  | d |  |  | d |  |  |  | － | s | $\stackrel{\square}{\square}$ | Rotate Dy，Dx bits left／right（without X） Rotate Dy，\＃n bits left／right（\＃n：I to 8） Rotate dI－bit left／right（W only） |
| $\begin{aligned} & \hline \mathrm{RDXL} \\ & \mathrm{RDXR} \end{aligned}$ | $\begin{gathered} \hline \text { BWL } \\ \mathrm{W} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{Dx}, \mathrm{Dy} \\ & \# \mathrm{Zn}, \mathrm{Dy} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | ＊＊＊0＊ | $\begin{aligned} & \text { e } \\ & \text { d } \end{aligned}$ |  |  | $\mathrm{d}$ |  |  | d |  |  |  |  | s | $\xrightarrow{c \rightarrow c}$ | Rotate Dy，Dx bits L／R，X used then updated Rotate Dy．\＃n bits left／right（\＃n：I to B） <br> Rotate destination I－bit left／right（．W only） |
| RTE |  |  | 프퓨튤 | － | － | － | － | － | － | － | － | － | － | － | － | （SP）$+\rightarrow$ SR；（SP）$+\rightarrow$ P过 | Return from exception（Privileged） |
| RTR |  |  | 픁ㅌ | － | － | － | － | － | － | － | － | － | － | － | － | （SP）$+\rightarrow$ CLR．（SP）$+\rightarrow$ PC | Return from subroutine and restore CLR |
| RTS |  |  |  | － | － | － | － | － | － | － | － | － | － | － | － | （SP）$+\rightarrow$ P［ | Return fram subroutine |
| SBCD | B | $\begin{aligned} & \hline \text { Dy, Dx } \\ & -(A y) .-(A x) \\ & \hline \end{aligned}$ | ＊${ }^{*} \mathrm{U}^{*}$ | E |  |  |  | e |  | － |  |  |  |  |  | $\begin{aligned} & D_{x_{10}}-D y_{10}-X \rightarrow D x_{x_{10}} \\ & -(A x)_{10^{-}}-(A y)_{10} X \rightarrow-(A x)_{10} \end{aligned}$ | Subtract BCD source and eXtend bit from destination，BCD result |
| Scc | B | d |  | d | － | d | d | d | d | d | d | d | － | － | － | $\begin{array}{r} \text { If ec is true then I's } \rightarrow \mathrm{d} \\ \text { else I's } \rightarrow \mathrm{d} \end{array}$ | $\begin{aligned} \text { If ce true then } \mathrm{d} . \mathrm{B} & =11111111 \\ \text { else } \mathrm{d} . \mathrm{B} & =00000000 \end{aligned}$ |
| STIP |  | \＃n |  | － | － | － | － | － | － | － | － | － | － | － | $s$ | \＃n $\rightarrow$ SR；STIP | Move \＃n to SR，stop processor（Privileged） |
| SUB ${ }^{4}$ | BWL | $\begin{aligned} & \mathrm{s}, \mathrm{Dn} \\ & \mathrm{Dn}, \mathrm{~d} \end{aligned}$ | ＊＊ | $\begin{aligned} & \mathrm{E} \\ & \mathrm{e} \end{aligned}$ | $\begin{array}{\|c} \mathrm{s} \\ \mathrm{~d}^{4} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\delta$ | s | $\begin{array}{\|c\|} \hline s^{4} \\ - \\ \hline \end{array}$ | $\begin{aligned} & D_{n}-\mathrm{s} \rightarrow \mathrm{Dn}_{n} \\ & \mathrm{~d}-\mathrm{Dn}_{\mathrm{n}} \rightarrow \mathrm{~d} \end{aligned}$ | Subtract binary（SUBI ar SUBR used when source is \＃n．Prevent SUBD with \＃n．L） |
| SUBA ${ }^{4}$ | WL | s．An |  | 8 | E | s | 8 | S | s | s | $s$ | s | 8 | 8 | $\delta$ | An $-s \rightarrow$ An | Subtract address（．W sign－extended to ．L） |
| SUBI ${ }^{4}$ | BWL | \＃n，d |  | d | － | d | d | d | d | d | d | d | － | － | s | $d-\# n \rightarrow d$ | Subtract immediate from destination |
| SUBEX ${ }^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | d | d | d | d | d | d | d | d | － | － | $s$ | $\mathrm{d}-\# \mathrm{n} \rightarrow \mathrm{d}$ | Subtract quick immediate（\＃n range：I to 8） |
| SUIBX | BWL | $\begin{aligned} & \text { Dy.Dx } \\ & -(A y)-(A x) \end{aligned}$ | ＊＊＊＊＊ | E |  |  | － | 8 | － | － | － | － |  |  |  | $\begin{aligned} & D x-D y-X \rightarrow D x \\ & -(A x)--(A y)-X \rightarrow-(A x) \end{aligned}$ | Subtract source and eXtend bit from destination |
| SWAP | W | Dn | －＊＊00 | d | － | － | － | － | － | － | － | － | － | － | － | bits［3I：LB］$\leftrightarrows \rightarrow$ bits［ $[5: D]$ | Exchange the fli－bit halves of Dn |
| TAS | B | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | test d $\rightarrow$ CLR； $1 \rightarrow$ bit7 of d | N and $\mathrm{Z} \mathrm{set} \mathrm{to} \mathrm{reflect} \mathrm{d}, \mathrm{bit7} \mathrm{of} \mathrm{d} \mathrm{set} \mathrm{tol}$ |
| TRAP |  | \＃n | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | $\delta$ | $\begin{aligned} & \text { P丁-(SSP);SR } \rightarrow \text {-(SSP); } \\ & \text { (vector table entry) } \rightarrow \text { P } \end{aligned}$ | Push PC and SR，『C set by vector table \＃n （\＃n range：I to 15） |
| TRAPV |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | If V then TRAP \＃7 | If overflow，execute an Dverflow TRAP |
| TST | BWL | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | test d $\rightarrow$ CLR | $N$ and $/$ set to reflect destination |
| UNLK |  | An | －－－－－ | － | d | － | － | － | － | － | － | － | － | － | － | $A n \rightarrow S P ;(S P)+\rightarrow A n$ | Remove lacal workspace from stack |
|  | BWL | s．d | XNZVC | Dn | An | （An） | （An）＋ | －（An） | （i．An） | （i，An，Rn） | abs．W | abs．L | （i．PC） | （i．P．，Rn） | \＃n |  |  |


| Condition Tests（ + IR，INOT，$\oplus$ XIR：，＂Unsigned，＇Alternate cr ） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {ct }}$ | Condtition | Test | cr | Condition | Test |
| T | true | 1 | ， | overflow lear | IV |
| F | false | 0 | Vs | overflow set | V |
| ${ }^{\text {H }}$ | higher than | $1(C+2)$ | Pl | plus | IN |
| $15^{\circ}$ | lower or same | ［＋1 | M1 | minus | N |
| HS ${ }^{4}$ ． $\mathrm{CL}^{\text {a }}$ | higher or same | 10 | ${ }^{6}$ | greater or equal | $!(\mathbb{\oplus} \oplus$ V） |
| LTa $\mathrm{CS}^{\text {c }}$ | lower than | ᄃ | IT | less than | $(\mathrm{N} \oplus \mathrm{V})$ |
| NE | not equal | 12 | GT | greater than | $\underline{[ }(\mathrm{N} \oplus \mathrm{V})+2]$ |
| Ea | equal | 2 | LE | less or equal | $(\mathrm{N} \oplus \mathrm{V})+\mathrm{l}$ |

Revised by Peter Csaszar，Lawrence Tech University－2004－2006

An Address register（ $18 / 32$－bit $n=0-7$ ）
Dn Data register（ $8 / 16 / 32$－bit，n＝ $\mathrm{n}-7$ ）
Rn any data or address register
s Source，d Destination
a Either source or destination
\＃n Immediate data，I Displacement
BCD Binary Coded Decimal
$\uparrow$ Effective address
Long only：all others are byte only Assembler calculates offset
Branch sizes： ．or ． $\mathrm{S}-128$ to +127 bytes，．W or $\mathrm{L}-32788$ to +32767 bytes
Assembler automatically uses A．I，dorM form if possible．Use \＃n．L to prevent Quick optimization

[^0]Last name:
First name:
Group:

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

| Instruction | Memory | Register |
| :---: | :---: | :---: |
| Example | \$005000 54 AF 0040 E7 2148 C0 | $\begin{aligned} & \text { A } 0=\$ 00005004 \\ & \text { A1 }=\$ 0000500 \mathrm{C} \end{aligned}$ |
| Example | \$005008 C9 1011 C8 D4 36 FF 88 | No change |
| MOVE.L \#4507, - (A1) | \$005000 $54 \mathrm{AF} 18 \mathrm{B9} 000011 \mathrm{9B}$ | A1 $=\$ 00005004$ |
| MOVE.B \$5009, -6(A1) | \$005000 54 AF 10 B9 E7 2148 C0 | No change |
| MOVE.W 8(A1),-37(A2, D0.W) | \$005000 137918 B9 E7 2148 C0 | No change |
| MOVE.L - 4(A2), \$21(A0, D2.L) | \$005000 54 AF D4 36 1F 8848 C0 | No change |

## Exercise 2

| Operation | Size <br> (bits) | Missing Number <br> (hexadecimal) | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 80+\$ ?$ | 8 | $\$ 00$ | 1 | 0 | 0 | 0 |
| $\$ 8000+\$ ?$ | 16 | $\$ 8000$ | 0 | 1 | 1 | 1 |
| $\$ 80000000+\$ ?$ | 32 | $\$ 80000001$ | 0 | 0 | 1 | 1 |

Exercise 3

|  | Values of registers after the execution of the program. <br> Use the 32-bit hexadecimal representation. |
| :---: | :---: |
| D1 $=\$ 00000002$ | D3 $=\$ 00000800$ |
| D2 $=\$ 51005 A 80$ | D4 $=\$ 00001001$ |

## Exercise 4

| FillScreen | movem.l d7/a0,-(a7) |  |
| :---: | :---: | :---: |
|  | lea move.w | VIDEO_START,a0 \#VIDEO_SIZE/4-1,d7 |
| \loop | move.l dbra | $\begin{aligned} & \mathrm{d} 0,(\mathrm{a0})+ \\ & \mathrm{d} 7, \backslash \text { loop } \end{aligned}$ |
|  | movem. rts | (a7)+,d7/a0 |


| GetRectangle | move.l | a0, - (a7) |
| :---: | :---: | :---: |
|  | move.w | X(a0), d1 |
|  | move.w | $Y(a 0), d 2$ |
|  | movea.l | BITMAP1(a0), a0 |
|  | move.w add.w | $\begin{aligned} & \text { WIDTH(a0),d3 } \\ & \text { d1,d3 } \end{aligned}$ |
|  | subq.w | \#1,d3 |
|  | move.w add.w | $\begin{aligned} & \text { HEIGHT(a0), d4 } \\ & \text { d2,d4 } \end{aligned}$ |
|  | subq.w | \#1,d4 |
|  | movea.l | (a7)+, $\mathrm{a}^{\text {0 }}$ |
|  | rts |  |

MoveSprite movem.l d1/d2/a0,-(a7)
add.w $\quad \mathrm{X}(\mathrm{a} 1), \mathrm{d} 1$
add.w $Y(a 1), d 2$
movea.l BITMAP1(a1),a0
jsr IsOutOfScreen
beq \false
move.w d1,X(a1)
move.w d2,Y(a1)
\true moveq.l \#1,d0
bra \quit
\false moveq.l \#0,d0
\quit
movem.l (a7)+,d1/d2/a0
rts


[^0]:    Distributed under the GNU general public use license．

