Key to Midterm Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0015 A0 = \$00005000 PC = \$00006000 D1 = \$12340004 A1 = \$00005008 D2 = \$FFFFFE1 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> <u>the smallest one</u>.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$85A51000,d7			
next1	moveq.l cmpi.w blt moveq.l	#1,d1 #\$80,d7 next2 #2,d1			
next2	move.l ror.l swap rol.w rol.b	d7,d2 #4,d2 d2 #8,d2 #4,d2			
next3	clr.l move.l	d3 d7.d0			
loop3	addq.l subq.w bne	#1,d3 #2,d0 loop3			
next4	clr.l move.l	d4 d7,d0			
loop4	addq.l dbra	#1,d4 d0,loop4	; DBRA = DBF		

Exercise 4 (9 points)

All questions in this exercise are independent. <u>Except for the output registers, none of the data or ad</u><u>dress registers must be modified when the subroutine returns</u>. <u>Be careful. All the subroutines must</u> <u>contain 15 lines of instructions at the most</u>.

Structure of a bitmap:

Field	Size (bits)	Encoding	Description
WIDTH	16	Unsigned integer	Width of the bitmap in pixels
HEIGHT	16	Unsigned integer	Height of the bitmap in pixels
MATRIX	Variable	Bitmap	Dot matrix of the bitmap. If a bit is 0, the displayed pixel is black. If a bit is 1, the displayed pixel is white.

Structure of a sprite:

Field	Size (bits)	Encoding	Description
STATE	16	Unsigned integer	Current display state of the sprite Only two possible values: HIDE = 0 or SHOW = 1
Х	16	Signed integer	Abscissa of the sprite
Y	16	Signed integer	Ordinate of the sprite
BITMAP1	32	Unsigned integer	Address of the first bitmap
BITMAP2	32	Unsigned integer	Address of the second bitmap

We assume that the size of the bitmap 1 is always equal to that of the bitmap 2.

Constants that are already defined:

VIDEO_START VIDEO_SIZE	equ equ	\$ffb500 (480*320/8)	; Starting address of the video memory ; Size in bytes of the video memory
WIDTH HEIGHT	equ equ	0 2	
STATE	equ	4 0	
X	equ	2	
BITMAP1 BITMAP2	equ equ	6 10	
HIDE	equ	0	
SHOW	equ	1	

- Write the FillScreen subroutine that fills the video memory with a 32-bit integer. <u>Input</u>: D0.L = A 32-bit integer used to fill the video memory.
- 2. Write the **GetRectangle** subroutine that returns the coordinates of the rectangle that marks out the boundaries of a sprite.

<u>Input</u>: **A0.L** = Address of the sprite.

<u>Outputs</u>: **D1.W** = Abscissa of the top left corner of the sprite.

D2.W = Ordinate of the top left corner of the sprite.

D3.W = Abscissa of the bottom right corner of the sprite.

D4.W = Ordinate of the bottom right corner of the sprite.

- 3. Write the **MoveSprite** subroutine that moves a sprite in a relative way. If the new position of the sprite is off the screen, the sprite must remain still (the new position will be ignored).
 - <u>Inputs</u>: **A1.L** = Address of a sprite.

D1.W = Relative horizontal displacement in pixels (16-bit signed integers).

D2.W = Relative vertical displacement in pixels (16-bit signed integers).

<u>Outputs</u>: **D0.L** returns *false* (0) if the sprite has not moved (its new position was out of the screen). **D0.L** returns *true* (1) if the sprite has moved.

To know if a sprite is out of the screen, you can call the **IsOutOfScreen** subroutine. We will assume that this subroutine has already been written (you do not have to write it).

<u>Inputs</u>: **A0.L** = Address of a bitmap.

D1.W = Abscissa of the bitmap in pixels (16-bit signed integer).

D2.W = Ordinate of the bitmap in pixels (16-bit signed integer).

Outputs: **Z** returns *false* (0) if the bitmap is not out of the screen. **Z** returns *true* (1) if the bitmap is out of the screen.

Computer Architecture – EPITA – S4 – 2021/2022

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effe	tive	Addres	S S=S	ource,	d=destina	ition, e	=eithe	r, i=dis	placemen	t	Operation	Description
-	BWL	s,d	XNZVC	Dn	An	(An)	(Ап)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	B	Dy, Dx = (Ax) = (Ax)	*U*U*	B	1	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADD ⁴	BWL	s,Dn	****	8	5	S	S	S	s	S	s	S	8	8	s ⁴	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
	WI	Dn,d		B	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDI 4	RWI	a,nii #nd	*****	4	6	d	4	4	a	- A	4	a	<u>a</u>	a	9	8 - All - Z All #n + d - Z d	Add immediate to destination
ADDI 4	DWI	#11,U #d	****	U	-	U J	u d	U L	U L	u d	U L	u d	-		8		Add quick immediate (#g appear (to D)
ADDU	DWI	#11,U	*****	u	u	u	u	u	U	u	u	u			8		Add gourse and eVtend bit to destinction
AUUN	DHAL	$(\Lambda_{y}) = (\Lambda_{y})$	20000000	E	신문의 신문의		1211	2		-					1000	$(A_{v}) + (A_{v}) + Y \rightarrow (A_{v})$	ADD SDUFCE AND EALEND DIL LD DESLINALIDH
AND 4	RW1	-(Ay),-(AX)	-**00	-	-				-	-	-		-		-4		Logical AND sources to destination
AND	UNL	Do d	00	6		d	d d	d	a d	4	a d	d	- -	-	•		(ANDI is used when source is #n)
	BWI	#nd	-**00	d	-	d	h	d d	d	b b	b h	h	2	-			I noical AND immediate to destination
	R	#n CCR		-	-	-	-	-	-	-	-	-	-	-	5	$\#_n \text{ AND } CCR \rightarrow CCR$	I opical AND immediate to CCR
ANDI 4	W	#n SR		-	-	-	-	-	-	-	-	-	-	-	2	$\#_{n} \text{ AND } SR \rightarrow SR$	I poical AND immediate to SR (Privileged)
ASI	RWI	Dx.Dv	****	B		-	-	-	-	-	-	-	-	-	-	X-1	Arithmetic shift Dy by Dy bits left/cinht
ASR	Gire	#n.Dv		d	-	-	621	2	2	121	2		2	1221	s		Arithmetic shift Dy #n bits L/R (#n:1 to B)
	W	d		1		d	d	d	d	d	d	d	-		-	└ ┎ ┲ <u>┍</u> ┓┍ <u></u> ┱	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW ³	address ²		-	-	-	-	-	-	-	-	-	-		-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	BL	Dn.d	*	B,	-	d	d	d	d	d	d	d	-			NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	2005,50,553	#n,d		ď	-	d	d	d	d	d	d	d			S	NDT(bit n of d)→ bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	e	14	d	d	d	d	d	d	d	14	10 <u>1</u> 1.	141	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d	-	d	d	d	d	d	d	d	-		8	D \rightarrow bit number of d	clear the bit in d
BRA	BM ₃	address ²			2. 	-		-	-	-	-	-		8 .	2. 	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	BL	Dn.d	*	B	-	d	d	d	d	d	d	d	-	-	-	NDT(bitnofd) → Z	Set Z with state of specified bit in d then
		#n,d		d	200	d	d	d	d	d	d	d	, H.,	2 4	8	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-		-		-	-	-	-	-	н.	3. :		PC \rightarrow -(SP); address \rightarrow PC	Branch to subroutine (8 or 16-bit ± offset)
BTST	BL	Dn,d	*	B	:70	d	d	d	d	d	d	d	d	d	ಾ	NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	8	NDT(bit #n of d) → Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	B	-	S	8	S	8	S	S	S	S	S	S	if Dn <d dn="" or="">s then TRAP</d>	Compare Dn with D and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D→d	Clear destination to zero
CMP ⁴	BWL	s,Dn	-****	B	s ⁴	S	S	8	8	S	8	S	S	8	s ⁴	set CCR with Dn – s	Compare Dn to source
CMPA ⁴	WL	s,An	_****	5	B	8	8	8	S	S	8	8	8	8	8	set CCR with An – s	Compare An to source
CMPI ⁴	BWL	#n,d	_****	d		d	d	d	d	d	d	d			S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-****			17	B		-	್				85		set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn.addres ^z		-	-	-	-	-	-	100	-	•	-		1	if cc false then { Dn-1 \rightarrow Dn if Dn \Leftrightarrow -1 then addr \rightarrow PC }	Test condition, decrement and branch (16-bit ± offset to address)
DIVS	W	s,Dn	-***0	B	3 7 3	S	S	8	8	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
DIVU	W	s,Dn	-***0	8	-	S	S	S	S	S	S	S	S	8	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
EDR ⁴	BWL	Dn,d	-**00	B	-	d	d	d	d	d	d	d	-	1	s ⁴	Dn XDR d → d	Logical exclusive DR Dn to destination
EDRI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
EDRI ⁴	8	#n,CCR		ಾಗ	्रम्	-	-	-	-	-	-		Ξ.	1.7	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EDRI ⁴	W	#n,SR		-	-	-	8	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		B	B	-	1	-	-	-		240	-	-		register $\leftarrow ightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	i H	-	-	-	-	-			с.н.с. С	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				1.0	್ರಾಂ		12	-	-	3 5	-	-		-	et.	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d		-	d	d	d	d	d	Ь	-	Îd → PC	Jump to effective address of destination
JSR		d		-	-	d	÷ -	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	B	S	12	-	8	S	8	S	8	S	-	↑s → An	Load effective address of s to An
LINK		An,#n						~	-		-	-	*		÷.	An \rightarrow -(SP); SP \rightarrow An;	Create local workspace on stack
		Device and														SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx.Dy	***0*	B	-22	-	- <u>1</u>	-	-	-	-	-	-	1	-		Logical shift Dy, Dx bits left/right
LSR	0.025	#n.Dy		d		-	÷	-	-	-	7	-	8	-	S		Logical shift Dy, #n bits L/R (#n: 1 to B)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
MOVE 4	BWL	s,d	-**00	B	S ⁴	B	B	B	B	B	B	В	8	8	S ⁴	s→d	Move data from source to destination
MOVE	W	s,CCR		8	-	8	8	S	8	S	S	8	S	8	8	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR		S	1	8	S	S	8	8	S	8	S	8	8	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	•	$SR \rightarrow d$	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	-	An,USP		-	S	-	35	-	-	-	-			85		An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	On	An	(An)	(Ап)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Computer Architecture -	- EPITA –	S4 –	2021/2022

Upcode	Size	Uperand	LCK	t	:ttec	tive	Addres	S S=S	OURCE,	d=destina	tion, e	=eithe	r, i=dis	placemen	ıt	Uperation	Vescription
	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i.PC.Rn)	#n		
MOVEA ⁴	WL	s,An		8	В	S	S	S	8	S	S	S	S	S	S	s → An	Move source to An (MDVE s,An use MDVEA)
MOVEM ⁴	WL	Rn-Rn,d		-		d	1	d	d	d	d	d		-	(e))	Registers \rightarrow d	Move specified registers to/from memory
		s,Rn-Rn			-	8	S	-	8	S	S	s	8	8		$s \rightarrow \text{Registers}$	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	12	-	d	-	8	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	ಿಕ್		341	-	8	-	-	.	. *		1993	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.)$	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	. . .	-		-	-	-	-		-		S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	B	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	B	-	S	S	S	8	S	S	S	S	8	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	8	d	*U*U*	d	-	d	d	d	d	d	d	d	-		-	0 - d _n - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	1. .)	D-d→d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-		0-d-X→d	Negate destination with eXtend
NDP				-	-	-	191	-	-	-	-	-	-	12	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-		-	NOT(d) \rightarrow d	Logical NDT destination (1's complement)
DR ⁴	BWL	s.Dn	-**00	B		5	5	S	8	8	5	S	5	5	s4	s DR Dn → Dn	Looical DR
		Dn.d		B	-	d	d	d	d	d	d	d	2	122	- 20	Dn DR d \rightarrow d	(ORI is used when source is #n)
DRI ⁴	BWL	#n.d	-**00	d	-	d	d	d	d	d	d	d	-	-	5	$\#$ n DR d \rightarrow d	Logical DR #n to destination
DRI ⁴	B	#n.CCR		-		-	-	-	-	-	-	-	-		8	$\#_{n} \text{ DR CCR} \rightarrow \text{CCR}$	Logical DR #n to CCR
DRI ⁴	W	#n.SR		-				-	-	-	-	-	-		5	$\#_{n} DR SR \rightarrow SR$	Logical DR #n to SR (Privileged)
PEA	ι	8		-	-	s		-	S	8	5	s	8	8	1927	$\uparrow_{s} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	120	- -	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx.Dv	-**0*	R	-	-	-	-	-	-	-	-	-	-	-	. []	Rotate Dy. Dx bits left/right (without X)
RDR		#n.Dv		d	-	-	2	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d			-	d	d	d	d	d	d	d	-	-	(140)	└╺╴─────┴╺╴╴	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx.Dy	***0*	B	())	-		-	-	-	-			3.001	(196)3	► X	Rotate Dy, Dx bits L/R, X used then updated
RDXR	1311254	#n,Dy		d	-	-	1	-	2	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	3 -	-	└┲══╧┷┲╘	Rotate destination 1-bit left/right (.W only)
RTE				-	.	-	-	-	-	-	-		-	-		(SP) + \rightarrow SR; (SP) + \rightarrow PC	Return from exception (Privileged)
RTR				-	-			-	-	-	-	-	-	-	-	(SP) + \rightarrow CCR, (SP) + \rightarrow PC	Return from subroutine and restore CCR
RTS				-24	-	-	- 4 <u>1</u>	-	-	-	-	-	-	323	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dy,Dx	*U*U*	е		-	- H	-	-	-	-	-	-	19 4 0	°₩3	Dx _{in} - Dy _{in} - X → Dx _{in}	Subtract BCD source and eXtend bit from
1000000000		-(Ay),-(Ax)		-			171	в	-	-	-			070	18 5 61	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	B	d		d	-	d	d	d	d	d	d	d	-	-		If cc is true then its \rightarrow d	If cc true then d.B = 11111111
																else D's \rightarrow d	else d.B = 00000000
STOP		#n		-	-	-	-	-	-			-	-	-	8	$\#n \rightarrow SR; STDP$	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	****	в	s	S	S	S	S	8	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBD used when
		Dn,d		B	d ⁴	d	d	d	d	d	d	d	2	620	3948.	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		s	8	S	S	S	S	S	S	s	8	8	8	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n,d	****	d		d	d	d	d	d	d	d	-	8 - 5	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n.d	****	d	d	d	d	d	d	d	d	d	-	-	5	d-#n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dv.Dx	****	B	-	-	25	-	-	121	2	120	2	39 <u>2</u> 10	14	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay)(Ax)			-	-	-	е	×.	-	н.	-	-	-		$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	. . .	-	<u>ات</u>	-	-	-	-		-	8-0		$bits[31:16] \leftrightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	B	d	-**00	d	-	d	d	d	d	d	d	d	-	-	•	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	1 SH	-	-	3 - 2	-		-	242	8	$PC \rightarrow -(SSP):SR \rightarrow -(SSP):$	Push PC and SR, PC set by vector table #n
Construction (1029340													Wetter	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-		-	-	-	-	-	-	-	-		If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	120	d	d	d	d	d	d	d	2		1440	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	1.00	3 4 0	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, 1 NDT, ⊕ XDR; " Unsigned, " Alternate cc)										
CC	Condition	Test	CC	Condition	Test						
T	true	1	VC	overflow clear	١V						
F	false	0	VS	overflow set	٧						
HĽ	higher than	!(C + Z)	PL	plus	IN						
LS"	lower or same	C + Z	MI	minus	N						
HS", CC°	higher or same	10	GE	greater or equal	!(N ⊕ V)						
LO", CS*	lower than	C	LT	less than	(N ⊕ V)						
NE	not equal	1Z	GT	greater than	$![(N \oplus V) + Z]$						
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z						

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination S
- Either source or destination B
- Immediate data, i Displacement #n BCD Binary Coded Decimal
- Effective address
- 1
- Long only; all others are byte only 2
 - Assembler calculates offset
 - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
 - Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, \equiv set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

3

4

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #4507,-(A1)	\$005000 54 AF 18 B9 00 00 11 9B	A1 = \$00005004
MOVE.B \$5009,-6(A1)	\$005000 54 AF 10 B9 E7 21 48 C0	No change
MOVE.W 8(A1),-37(A2,D0.W)	\$005000 13 79 18 B9 E7 21 48 C0	No change
MOVE.L -4(A2),\$21(A0,D2.L)	\$005000 54 AF D4 36 1F 88 48 C0	No change

Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	Ν	Z	V	С
\$80 + \$?	8	\$00	1	0	0	0
\$8000 + \$?	16	\$8000	0	1	1	1
\$80000000 + \$?	32	\$80000001	0	0	1	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$00000002 D3 = \$00000800							
D2 = \$51005A80 D4 = \$00001001							

<u>Exercise 4</u>

FillScreen	movem.l d7/a0,-(a7)						
	lea move.w	VIDEO_START,a0 #VIDEO_SIZE/4-1,d7					
\loop	move.l dbra	d0,(a0)+ d7,\loop					
	movem.l rts	(a7)+,d7/a0					

GetRectangle	move.l	a0,-(a7)
	move.w move.w	X(a0),d1 Y(a0),d2
	movea.l	BITMAP1(a0),a0
	move.w add.w subq.w	WIDTH(a0),d3 d1,d3 #1,d3
	move.w add.w subq.w	HEIGHT(a0),d4 d2,d4 #1,d4
	movea.l rts	(a7)+,a0

MoveSprite	movem.l	d1/d2/a0,-(a7)
	add.w add.w	X(a1),d1 Y(a1),d2
	movea.l	BITMAP1(a1),a0
	jsr beq	IsOutOfScreen \false
	move.w move.w	d1,X(a1) d2,Y(a1)
\true	moveq.l bra	#1, <mark>d0</mark> \quit
\false \quit	moveq.l movem.l rts	#0,d0 (a7)+,d1/d2/a0