Midterm Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$1234FFF1 A0 = \$00005000 PC = \$00006000 D1 = \$000007F A1 = \$00005008 D2 = \$0000FFFD A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> <u>the smallest one</u>.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

Main	move.l	#\$80,d7		
next1		#\$ <mark>8000,d7</mark> next2		
next2	clr.l	d2 #\$33333333,d0		
loop2	addq.l sub.b bhi	#1,d2		
next3	clr.l	d3 #\$0A,d0		
loop3	addq.l dbra		;	DBRA = DBF
next4	clr.l	d4 #\$1D,d0		
loop4	addq.l dbra		;	DBRA = DBF

Computer Architecture – EPITA – S4 – 2018/2019

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). A blank character is either a space character or a tab character.

- 1. Write the **IsBlank** subroutine that determines if a character is blank (i.e. if it is a space or a tab character).
 - <u>Input</u> : **D1.B** holds the ASCII code of the character to test.
 - <u>Output</u> : If the character is blank, **D0.L** returns 0.

If the character is not blank, **D0.L** returns 1.

Tip: The ASCII code of the tab character is 9.

2. Write the **BlankCount** subroutine that returns the number of blank characters in a string. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u> : **A0.L** points to a string of character.

<u>Output</u> : **D0.L** returns the number of blank characters in the string.

Tips:

- Use **D2** as a blank-character counter (because **D0** is used by **IsBlank**).
- Then, copy **D2** into **D0** before returning from the subroutine.
- 3. Write the **BlankToUnderscore** subroutine that converts the blank characters in a string into underscore characters. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u> : **A0.L** points to a string of characters.

<u>Output</u> : The blank characters of the string are replaced by the «_» character.

		K Quic												m/EAS			t © 2004-2007 By: Chuck Kelly
Opcode			CCR											placemen		Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	1. 1	(i,An,Rn)		abs.L	1. 1	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(\mathrm{A} y)_{10} + -(\mathrm{A} x)_{10} + X \rightarrow -(\mathrm{A} x)_{10}$	destination, BCD result
NDD 4	BWL	s,Dn	****	е	S	S	S	S	S	S	S	S	S	S	s4		Add binary (ADDI or ADDQ is used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S		s + An → An	Add address (.W sign-extended to .L)
NDDI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
DDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	s	#n + d → d	Add quick immediate (#n range: 1 to 8)
NDDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	Dy + Dx + X → Dx	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ND 4	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
NDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
NDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		$\#$ n AND CCR \rightarrow CCR	Logical AND immediate to CCR
NDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL		Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n:1 to
an	W	d		-	-	d	d	d	d	d	d	d	_	-	-		Arithmetic shift ds 1 bit left/right (.W only
CC	BW3	address ²				u	u	u	u	u	u	u				if cc true then	Branch conditionally (cc table on back)
66	DW	9001.622		-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	(8 or 16-bit ± offset to address)
CHG	ΒL	Dn,d	*	_1		4	1	1		-	1	1	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
6110	в L	un,a #n,d		e' d'	-	d d	d d	d d	d d	d d	d d	d d	-	-		NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
CLR	ΒL		*		-		d		d	d	d				S		
ILLK	вL	Dn,d		e ¹	-	d	-	d	-	-	-	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	DW3	#n,d		ď	-	d	d	d	d	d	d	d	-	-		$0 \rightarrow bit$ number of d	clear the bit in d
RA	BM ₃	address ²	*	-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	Branch always (8 or 16-bit ± offset to ad
SET	ΒL	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
0.0		#n,d		ď	-	d	d	d	d	d	d	d	-	-			set the bit in d
SR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offse
TST	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		d1	-	d	d	d	d	d	d	d	d	d		NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
HK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S	s	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
LR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D→d	Clear destination to zero
MP 4	BWL	s,Dn	-***	е	s4	S	S	S	S	S	S	S	S	S	s4	set CCR with Dn – s	Compare Dn to source
MPA ⁴	WL	s,An	-***	s	е	S	S	S	S	S	S	S	S	S	s	set CCR with An – s	Compare An to source
CMPI 4	BWL	#n,d	-***	d	-	d	d	d	d	d	d	d	-	-	s	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
Bcc	W	Dn.addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																	(16-bit ± offset to address)
IVS	W	s,Dn	-***0	е	-	S	S	S	S	S	s	S	S	S	s	± 32 bit Dn / ± 16 bit s $\rightarrow \pm Dn$	Dn= (16-bit remainder, 16-bit quotient)
IVU		s,Dn	-***0	e	-	S	s	S	s	s	s	S	S	S	-	32bit Dn / 16bit s \rightarrow Dn	Dn= (16-bit remainder, 16-bit quotient)
OR ⁴		Dn,d	-**00	e		h a	d	d	d	d	d	d	-	-		Dn XDR d \rightarrow d	Logical exclusive DR Dn to destination
ORI ⁴			-**00	d	-	d	-	d	d	-	d		-				Logical exclusive DR #n to destination
	B	#n,d #n,CCR	=====	-	-	u	d	u	-	d -	-	d -	-	-		$\#n XOR d \rightarrow d$	
ORI 4	-			-	-	-	<u> </u>	-	<u> </u>		-	-		-		$\#n XOR CCR \rightarrow CCR$	Logical exclusive DR #n to CCR
ORI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-		$\#_n XOR SR \rightarrow SR$	Logical exclusive DR #n to SR (Privileged
XG		Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
LLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
MP		d		-	-	d	-	-	d	d	d	d	d	d	-	$\uparrow_{d} \rightarrow PC$	Jump to effective address of destination
SR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); $\uparrow d \rightarrow$ PC	push PC, jump to subroutine at address (
EA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
SL	BWI	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X	Logical shift Dy, Dx bits left/right
SR	5111	#n,Dy		d	-	-	-	-	-	-	-	-	_	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
an	W	d		-	-	d	d	d	d	d	d	d	_	-	-		Logical shift d 1 bit left/right (.W only)
IDVE ⁴			-**00		s ⁴			-	<u> </u>		-		_	-			Move data from source to destination
		s,d		е	S	е	е	е	e	е	e	В	S	S			
OVE	W	s,CCR	====	S	-	S	S	S	S	S	S	S	S	S		$s \rightarrow CCR$	Move source to Condition Code Register
OVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privilege
OVE		SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
OVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privilege
UTL			1	1	I		1	1		- I		_		-	_	An → USP	Move An to User Stack Pointer (Privilege
		An,USP		-	S	-	-	-	-	-	-	-	-				

Computer Architecture – EPITA – S4 – 2018/2019

Computer Architecture – I	EPITA – S4 –	2018/2019
---------------------------	--------------	-----------

n		n	000							1.1				1		D *!	Decest et
Opcode			CCR											placemen		Operation	Description
Mana 1	BWL	s,d	XNZVC		An		(An)+	-(An)	(i,An)	(i,An,Rn)		abs.L	1. 7	(i,PC,Rn)			
MOVEA ⁴		s,An		S	e	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
HOUSD		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	$s \rightarrow Registers$	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A.$	Move Dn to/from alternate memory bytes
HOLEON		(i,An),Dn	++00	d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	$\#n \rightarrow Dn$	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	8	-	S	S	S	S	S	S	S	S	S	-	± 16 bit s * ± 16 bit Dn $\rightarrow \pm Dn$	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	8	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$0 - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG		d	****	d	-	d	d	d	d	d	d	d	-	-	-	0-d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0-d-X→d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT		d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s OR Dn → Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn OR d \rightarrow d	(DRI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n DR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	s	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
RDXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)_+ \rightarrow SR; (SP)_+ \rightarrow PC$	Return from exception (Privileged)
RTR			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)_+ \rightarrow CCR, (SP)_+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $ ightarrow$ d	If cc true then d.B = 11111111
																else O's $ ightarrow$ d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#n \rightarrow SR; STOP$	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	****	е	s	S	S	S	S	s	S	S	S	S	s4	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		s	е	S	S	s	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	s	d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-			
SUBX		Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-		
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-		
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	B.	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d N and Z set to reflect d, bit7 of d	
TRAP		#n		-	-	-	-	- u	- u	-	-	- u	-	-		s $PC \rightarrow -(SSP):SR \rightarrow -(SSP)$; Push PC and SR, PC set by vector	
awar		1011													3	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-		-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK	UWL	An		u	d	u	u	u	- u	u	u	u	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
UNLN	BWL			- Da	An	(0.0)	- (An)+	- -(An)	- (i,An)	- (i,An,Rn)	- abs.W	- ahe l	- (i,PC)	(i,PC,Rn)	#0	All -7 ar; (ar/* 7 All	Nemove local workspace from stack
	DIVL	s,d	7112100	ווע	All	(AII)	(811)*	-(AII)	(DAD)	(I,AII,I(II)	dus.m	duS.L	(1,1%)	(I,FU,KII)	#11	L	

Condition Tests (+ DR, ∮NDT, ⊕ XDR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
HI⁼	higher than	!(C + Z)	PL	plus	!N			
LS"	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	1C	GE	greater or equal	!(N⊕V)			
LO", CSª	lower than	С	LT	less than	(N ⊕ V)			
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]			
EQ	equal	Z	LE	less or equal	(N⊕V) + Z			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=D-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination S
- Either source or destination e
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Ť Effective address
- Long only; all others are byte only
- Assembler calculates offset 3
 - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

2

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend
- * set according to operation's result, = set directly
- not affected, O cleared, 1 set, U undefined

Last name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #1234,2(A2)		
MOVE.W \$5012,7(A1,D0.W)		
MOVE.B -(A1),10(A0)		
MOVE.B 1(A1),-128(A2,D1.L)		

Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	С
\$7F + \$?	8		1	0	0	0
\$7F + \$?	16		1	0	0	0
\$7F + \$?	32		1	0	0	0

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
D1 = \$	D3 = \$							
D2 = \$	D 4 = \$							

<u>Exercise 4</u>

IsBlank

BlankCount

BlankToUnderscore