Midterm Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0011 A0 = \$00005000 PC = \$00006000 D1 = \$00000004 A1 = \$00005008 D2 = \$FFFFFF1 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

Main	move.w #-256,d7
next1	<pre>moveq.l #1,d1 tst.b d7 bpl next2 moveq.l #2,d1</pre>
next2	<pre>moveq.l #1,d2 cmp.w #-5,d7 ble next3 moveq.l #2,d2</pre>
next3	clr.l d3
loop3	addq.l #1,d3 subq.b #1,d0 bne loop3
next4	clr.l d4
loop4	addq.l #1,d4 dbra d0,loop4 ; DBRA = DBF
quit	illegal

Exercise 4 (9 points)

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value 0). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character) and contain digits or lower case letters only (without any accents).

- 1. Write down the **StrRev** subroutine that reverses a string of characters.
 - Inputs: A0.L points to a string to be reversed (source string). A1.L points to a memory location where the reversed string must be written (destination string).
 - <u>Output</u>: The destination string contains the reversed source string. (The source string must not be modified.)

For instance:

- If source string = "hello"
- Then destination string = "olleh"
- 2. Write down the **IsPal** subroutine that determines whether a string of characters is palindromic. A string is said to be 'palindromic' when it reads the same backwards as forwards. This subroutine must not use **StrRev**.

Input: A0.L points to a string to be tested.

Output: **D0.L** returns 1 (true) if the string is palindromic. **D0.L** returns 0 (false) if the string is not palindromic.

For instance:

- "a", "kayak", "radar", "36544563" are palindromic.
- "ab", "hello", "123" are not palindromic.
- 3. By using the **StrRev** and **IsPal** subroutines, write the **RevIfNotPal** subroutine that reverses a non-palindromic string.

Inputs: A0.L points to a string to be reversed (source string).

A1.L points to a memory location where the reversed string must be written (destination string).

<u>Outputs</u>: If the source string is not palindromic:

The destination string contains the reversed source string.

D0.L returns 0.

If the source string is palindromic:

The destination string is not modified (A1.L is ignored).

D0.L returns 1.

(The source string is never modified.)

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effe	ctive	Addres	s s=s	ource,	d=destina	ition, e	=eithe	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx -(Av),-(Ax)	*U*U*	e -	-	-	-	- P	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ - $(Ay)_{in} + -(Ax)_{in} + X \rightarrow -(Ax)_{in}$	Add BCD source and eXtend bit to destination, BCD result
ADD ⁴	BWL	s,Dn Dn d	****	8	S d ⁴	s	s	s	s	s	s	s	S	S	s4	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when
	wi	e An		е с	u	u e	u e	u e	u r	u c	u e	u c	-	-	-		Add address (W sign_extended to 1)
	BWI	#n d	****	d a	-	h a	h a	h a	h	d a	h	h a	-	-	a e	±n + d → d	Add immediate to destination
	BWI	#n.d	****	h	Ы	h	h	h	h	h	h	h	-	-	s	$\#_n + d \rightarrow d$	Add minediate to destination
ADDX	BWL	Dv.Dx	****	e	-	-	-	-	-	-	-	-	-	-	-	$D_{V} + D_{X} + X \rightarrow D_{X}$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(A_y) + -(A_x) + X \rightarrow -(A_x)$	
AND 4	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s AND Dn → Dn	Logical AND source to destination
A NEDI Á		Dn,d	++00	e	-	d	d	d	d	d	d	d	-	-	-	Dn AND d \rightarrow d	(ANDI is used when source is #n)
ANDI *	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n ANU d \rightarrow d	Logical AND immediate to destination
ANDI ⁴	B	#N,66K		-	-	-	-	-	-	-	-	-	-	-	S		Logical AND immediate to LUK
ANDI	W	#n,3k	****	-	-	-	-	-	-	-	-	-	-	-	S	#n and 2k → 2k	Logical AND immediate to SK (Privileged)
ASR	DWL	μx,uy #n Πv		d d	-	-	-	-	-	-	-	-	-	-	-	°,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Arithmetic shift Dy #n hits 1/R (#n-1 to 8)
ABR	w	d		-	-	d	d	d	d	d	d	d	-	-	-	┕╺╴╴╴	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address \rightarrow PC	(8 or 16-bit ± offset to address)
BCHG	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $ ightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) $ ightarrow$ bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
004	nw3	#n,d		q,	-	d	d	đ	d	d	d	đ	-	-	S	$U \rightarrow bit$ number of d	clear the bit in d
BKA	BW-	address" De d	*	-	-	-	-	-	-	-	-	-	-	-	-	address → PL	Branch always (8 or 1b-bit ± offset to addr)
0301	ра с	#n d		d1	-	h l	h l	u d	u d	u d	u d	u d		-	2	1 -> hit n of d	set the hit in d
BSR	BW ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$: address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	BL	Dn.d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	s	NOT(bit #n of d) → Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D→d	Clear destination to zero
CMP *	BWL	s,Dn	_****	е	S4	S	S	S	S	S	S	S	S	S	s	set CCR with Dn – s	Compare Dn to source
CMPA *	WL	s,An	-****	S	B	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_****	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
DRec	WL	(Ay)+,(AX)+		-	-	-		-	-	-	-	-	-	-	-	if cc false then $\{Dn_1 \rightarrow Dn_2\}$	Lumpare (AX) to (Ay); increment and branch
0000	"	Dii,duul ca														if $Dn \leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
DIVS	W	s,Un	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Un / ±16bit s → ±Un	Un= [16-bit remainder, 16-bit quotient]
	W RWI	s,Un Da d	-**00	9	-	2	S d	S d	S d	2	2 d	2	S	S	S	SZDIT UN / Ibbit s → Un De VOD d → d	Un= (16-bit remainder, 16-bit quotient)
EUK ENRI ⁴	BWL	Un,a #n.d	-**00	d d	-	4	d	d	4	4	u d	4	-	-	s		Logical exclusive DR #n to destination
FORI 4	R	#n.CCR	=====	- u	-	- u	-	-	-	-	-	-	-	-	۵ ۲	$\#_n XOR CCR \rightarrow CCR$	Logical exclusive OR #n to CCR
EORI 4	W	#n.SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	$\#_n XOR SR \rightarrow SR$	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	$\uparrow d \rightarrow PC$	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); Td \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	$T_s \rightarrow An$	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An; SP + #n \rightarrow SP	Greate local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
MOUT A	W	d	****	-	- Ā	d	d	d	d	d	d	d	-	-	- A		Logical shift d I bit left/right (.W only)
MUVE	BWL	s,d	-**00	е	S	e	е	е	е	е	е	e	S	S	S	$s \rightarrow d$	Move data from source to destination
MUVE	W	5,66K		S	-	S	S	S	S	S	S	S	S	S	S		Move source to Condition Code Register
MOVE	W	SR d		R d	-	r d	r d	ы d	ь Ч	ы Н	ы d	ь Ч	5 -	5 -	5	s -> d -> d	Move Status Register to destination
MOVE	- "- L	USP.An		-	d	-	-	-	-	-	-	-	-	-	-	$USP \rightarrow An$	Move User Stack Pointer to An (Privilened)
		An,USP		-	s	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Computer Architecture – EPITA – S3 – 2017/2018

Computer Architecture -	EPITA-	S3 –	2017/2018
-------------------------	--------	------	-----------

Oocode	Size	Operand	CCR		Effer	ctive	Addres	s s=s	JURCE.	d=destina	tion. e	eithe=	r. i=dis	olacemen	t	Operation	Description
	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
MOVEA ⁴	WL	s.An		s	е	S	S	S	S	S	S	S	S	S	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers \rightarrow d	Move specified registers to/from memory
		s,Rn-Rn		-	-	s	s	-	S	s	s	s	s	s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		s	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	s	s ⁴	s OR Dn → Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn OR d $ ightarrow$ d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)_+ \rightarrow CCR, (SP)_+ \rightarrow PC$	Return from subroutine and restore CCR
RTS	_			-	-	-	-	-	-	-	-	-	-	-	-	$(SP) + \rightarrow PC$	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
-		-(Ay),-(Ax)		-	-	-	-	8	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BLD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
0.700																else U's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#n \rightarrow SR; STOP$	Move #n to SR, stop processor (Privileged)
SOB 4	BWL	s,Dn	*****	е	S	S	S	S	S	s	S	S	S	S	s"	Dn - s → Dn	Subtract binary (SUBI or SUBU used when
00004		Un,d		е	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBU with #n.L)
ZURV 4	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s \rightarrow An	Subtract address (.W sign-extended to .L)
SUBL *	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
ZORO 4	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	S	d-#n→d	Subtract quick immediate (#n range: 1 to 8)
ZURX	BWL	Uy,Ux	*****	е	-	-	-	-	-	-	-	-	-	-	-	Ux - Uy - X → Ux	Subtract source and eXtend bit from
0.00		-(Ay),-(Ax)	++00	-	-	-	-	8	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Un	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:U]	Exchange the 16-bit halves of Un
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow UUR; 1 \rightarrow bit/ot d$	N and Z set to reflect d, bit7 of d set to 1
IRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$h \square \rightarrow -(22h); 2K \rightarrow -(22h);$	Push PC and SR, PC set by vector table #n
TRADU																(vector table entry) → PC	(#n range: U to 15)
TRAPV	DW		++00	-	-	-	-	-	-	-	-	-	-	-	-	If V then IKAP #7	It overflow, execute an Uverflow TRAP
121	RML	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d → LUK	N and Z set to reflect destination
UNLK	DW1	An	VNIEUC	-	d	-	-	-	-	-	- -L.W	-	-	-	-	An → 5P; (5P)+ → An	Kemove local workspace from stack
1	IRME	S.d	ANZVC	Un	An	(An)	(An)+	-(An)	(I,An)	(LAN,RN)	abs.W	abs.L	(1,46)	(I,PL,Rn)	₩n		

Condition Tests (+ OR, !NOT, 🖶 XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	Test					
T	true	1	VC	overflow clear	IV.			
F	false	0	VS	overflow set	V			
HI	higher than	!(C + Z)	PL	plus	!N			
LS"	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CSª	lower than	С	LT	less than	(N ⊕ V)			
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]			
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z			
Revised t	by Peter Csasza	ar, Lawrei	nce T	Fech University -	- 2004-2006			

- An Address register (16/32-bit, n=D-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination S
- Either source or destination B
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- î Effective address
 - Long only; all others are byte only

 - Assembler calculates offset
- 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes 4
 - Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

2

Last name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L \$5006,(A2)+		
MOVE.L #50,10(A1)		
MOVE.B 12(A1,D2.L),7(A2)		
MOVE.L -2(A1),-17(A2,D0.W)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$7F + \$7F	8					
\$7F + \$80	8					
\$7F + \$81	8					

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$	D3 = \$					
$\mathbf{D2} = \$$	D 4 = \$					

Exercise 4

StrRev

RevIfNotPal