Key to Midterm Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0011 A0 = \$00005000 PC = \$00006000 D1 = \$00000004 A1 = \$00005008 D2 = \$FFFFFF1 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

Main	move.w	#-256,d7	
next1		d7 next2	
next2		<mark>#-5,d7</mark> next3	
next3		d3	
loop3	move.w addq.l subq.b bne	#\$25A,d0 #1,d3 #1,d0 loop3	
next4	clr.l	d4	
loop4	move.w addq.l dbra	#\$3,d0 #1,d4 d0,loop4	; DBRA = DBF
quit	illegal		

Exercise 4 (9 points)

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value 0). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character) and contain digits or lower case letters only (without any accents).

- 1. Write down the **StrRev** subroutine that reverses a string of characters.
 - Inputs: A0.L points to a string to be reversed (source string). A1.L points to a memory location where the reversed string must be written (destination string).
 - <u>Output</u>: The destination string contains the reversed source string. (The source string must not be modified.)

For instance:

- If source string = "hello"
- Then destination string = "olleh"
- 2. Write down the **IsPal** subroutine that determines whether a string of characters is palindromic. A string is said to be 'palindromic' when it reads the same backwards as forwards. This subroutine must not use **StrRev**.

Input: A0.L points to a string to be tested.

Output: **D0.L** returns 1 (true) if the string is palindromic. **D0.L** returns 0 (false) if the string is not palindromic.

For instance:

- "a", "kayak", "radar", "36544563" are palindromic.
- "ab", "hello", "123" are not palindromic.
- 3. By using the **StrRev** and **IsPal** subroutines, write the **RevIfNotPal** subroutine that reverses a non-palindromic string.

<u>Inputs</u>: **A0.L** points to a string to be reversed (source string).

A1.L points to a memory location where the reversed string must be written (destination string).

<u>Outputs</u>: If the source string is not palindromic:

The destination string contains the reversed source string.

D0.L returns 0.

If the source string is palindromic:

The destination string is not modified (A1.L is ignored).

D0.L returns 1.

(The source string is never modified.)

<u> </u>			k Ref											m/EAS			t © 2004-2007 By: Chuck Kelly	
Opcode			CCR											placemen		Operation	Description	
000	BWL	s,d	XNZVC *U*U*		An	(An)	(An)+	-(An)	1. 1	(i,An,Rn)		abs.L	1. 1	(i,PC,Rn)	₩n			
BCD	В	Dy,Dx	*0*0*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to	
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(\mathbb{A} y)_{10} + -(\mathbb{A} x)_{10} + X \rightarrow -(\mathbb{A} x)_{10}$	destination, BCD result	
DD ⁴	BWL	s,Dn	****	е	S	S	S	S	S	S	S	S	S	S		s + Dn → Dn	Add binary (ADDI or ADDQ is used when	
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)	
DDA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)	
DDI ⁴		#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	s	#n + d → d	Add immediate to destination	
DDQ 4	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)	
DDX	BWL	Dy,Dx	*****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination	
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$		
ND 4	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s AND Dn → Dn	Logical AND source to destination	
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)	
NDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination	
NDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR	
NDI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged	
SL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right	
SR	5	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n:1 to	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W on	
CC	BW ³	address ²		-	-	u	u -	u	u	-		-			-	if cc true then	Branch conditionally (cc table on back)	
66		duui 622		-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	(8 or 16-bit ± offset to address)	
CHG	ΒL	Dn,d	*	e ¹		d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then	
ьпо	D L	#n.d		d1	-	d	d	d	d	d	d	d	-	-	s	NOT(bit n of d) → bit n of d	invert the bit in d	
CLR	ΒL	Dn,d	*	u e ¹	-	d	d	d	d	d	d	d	-	-	5	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then	
6LK	D L	#n,d		d1	-	d	d	d	u d	d	d d	d	-	-	-	$0 \rightarrow \text{bit number of } d$	clear the bit in d	
	DW3			u.	-	u	-		-		-							
RA	BW ³	address ²	*	-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	Branch always (8 or 16-bit ± offset to ad	
SET	ΒL	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then	
00	DW.Y	#n,d		ď	-	d	d	d	d	d	d	d	-	-		$1 \rightarrow bit n of d$	set the bit in d	
SR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offse	
TST	ΒL	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d	
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged	
HK	W	s,Dn	-*000	е	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)	
LR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D→d	Clear destination to zero	
MP 4	BWL	s,Dn	_****	е	s ⁴	S	S	S	S	S	S	S	S	S	s4	set CCR with Dn – s	Compare Dn to source	
MPA 4	WL	s,An	_****	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An – s	Compare An to source	
MPI 4	BWL	#n,d	_****	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n	
MPM ⁴	BWL	(Ay)+,(Ax)+	-****	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and	
Bcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch	
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)	
IVS	W	s,Dn	-***0	е	-	S	S	S	S	S	s	s	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)	
IVU		s,Dn	-***0	е	-	S	s	S	S	s	s	S	s	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)	
OR 4		Dn,d	-**00	e	-	h	d	d	d	d	d	d	-	-		Dn XOR d \rightarrow d	Logical exclusive DR Dn to destination	
ORI ⁴		#n,d	-**00	d	-	d	d	d	d	d	d	d		-		#n XDR d \rightarrow d	Logical exclusive DR #n to destination	
ORI ⁴	B	#n,CCR	====	- u	-	u -	-	u	- u	-	-	-	-	-		#n XDR CCR \rightarrow CCR	Logical exclusive DR #n to CCR	
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-		#n XDR SR → SR	Logical exclusive DR #n to SR (Privilege	
XG				-	-	-		-	-		-	-	-	-	- -		Exchange registers (32-bit only)	
		Rx,Ry	-**00	8	B	-	-	-	-	-	-	-	-	-	-	register ←→ register		
XT	WL	Dn		d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)	
LEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception	
MP		d		-	-	d	-	-	d	d	d	d	d	d	-	Îd → PC	Jump to effective address of destination	
SR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); \uparrow d → PC	push PC, jump to subroutine at address	
EA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An	
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An;	Create local workspace on stack	
																SP + #n → SP	(negative n to allocate space)	
SL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X	Logical shift Dy, Dx bits left/right	
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)	
OVE ⁴		s,d	-**00	е	s ⁴	e	e	e	e	e	e	e	S	S	s ⁴	s → d	Move data from source to destination	
OVE	W	s,CCR	====	S	-	S	S	S	s	S	S	S	s	s	s	$s \rightarrow CCR$	Move source to Condition Code Register	
	W	s,SR		s	-	s	S	S	S	S	s	S	s	S	s	$s \rightarrow SR$	Move source to Status Register (Privilegi	
IIVE .				d	-	d	d	d	d	d	d	d	5	-	5	$SR \rightarrow d$	Move Status Register to destination	
	W										· II			-	-		I MOVE ATALOS IVEOISTEL TO DESTUBLION	
OVE OVE		SR.d		-							-							
		SR,d USP,An An,USP		-	d s	-	-	-	-	-	-	-	-	-	-	$\begin{array}{c} \text{USP} \rightarrow \text{An} \\ \text{An} \rightarrow \text{USP} \end{array}$	Move User Stack Pointer to An (Privilege Move An to User Stack Pointer (Privilege	

Computer Architecture – EPITA – S3 – 2017/2018

	n .		000							1 1						n	D • • •	
Opcode		Operand	CCR											placemen		Operation	Description	
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)		abs.W			(i,PC,Rn)				
MOVEA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)	
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory	
HOUSD		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)	
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A)$	Move Dn to/from alternate memory bytes	
Marrak		(i,An),Dn	-**00	d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)	
MOVEQ ⁴	L	#n,Dn		d	-	-	-	-	-	-	-	-	-	-	S	$\#n \rightarrow Dn$	Move sign extended 8-bit #n to Dn	
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	-	± 16 bit s * ± 16 bit Dn $\rightarrow \pm Dn$	Multiply signed 16-bit; result: signed 32-bit	
MULU	W	s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit	
	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0-d ₁₀ -X→d	Negate BCD with eXtend, BCD result	
		d	*****	d	-	d	d	d	d	d	d	d	-	-	-	0-d→d	Negate destination (2's complement)	
	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0-d-X→d	Negate destination with eXtend	
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs	
		d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT(d) \rightarrow d	Logical NOT destination (I's complement)	
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s OR Dn \rightarrow Dn	Logical OR	
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn DR d \rightarrow d	(ORI is used when source is #n)	
		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n DR d → d	Logical OR #n to destination	
	В	#n,CCR	====	-	-	-	-	-	-	-	-	-	-	-	-	#n OR CCR → CCR	Logical OR #n to CCR	
ORI ⁴	W	#n,SR	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)	
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack	
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	lssue a hardware RESET (Privileged)	
	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)	
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	┶┶╴╴╴╴╴	Rotate d 1-bit left/right (.W only)	
	BWL	Dx.Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated	
RDXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)	
RTE			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^{+} \rightarrow SR; (SP)^{+} \rightarrow PC$	Return from exception (Privileged)	
RTR			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^{+} \rightarrow CCR, (SP)^{+} \rightarrow PC$	Return from subroutine and restore CCR	
RTS				-	-	-	-	-	-	-	-	-	-	-	-	194 → +(92)	Return from subroutine	
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from	
-		-(Ay),-(Ax)		-	-	-	-	B	-	-	-	-	-	-	-	$-(A_x)_{10}(A_y)_{10} - X \rightarrow -(A_x)_{10}$	destination, BCD result	
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $ ightarrow$ d	If cc true then d.B = 11111111	
																else D's $ ightarrow$ d	else d.B = 00000000	
STOP		#n	====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)	
SUB ⁴	BWL		*****	е	S	S	S	S	S	S	S	S	S	S	s4	Dn - s 🗲 Dn	Subtract binary (SUBI or SUBQ used when	
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)	
SUBA 4		s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)	
		#n,d	****	d	-	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract immediate from destination	
		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)	
SUBX	BWL	Dy,Dx	*****	е	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from	
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination	
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16]←→bits[15:0]	Exchange the 16-bit halves of Dn	
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1	
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n	
																(vector table entry) $ ightarrow$ PC	(#n range: 0 to 15)	
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP	
	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination	
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack	
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#0			

Cor	Condition Tests (+ OR, !NOT, 🖶 XDR; " Unsigned, " Alternate cc)						
CC	Condition	Test	CC	Condition	Test		
T	true	1	VC	overflow clear	!V		
F	false	0	VS	overflow set	V		
HI	higher than	!(C + Z)	PL	plus	!N		
LS"	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	1C	GE	greater or equal	!(N⊕V)		
LO", CSª	lower than	С	LT	less than	(N ⊕ V)		
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]		
EQ	equal	Z	LE	less or equal	(N⊕V) + Z		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=D-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination S
- Either source or destination B #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- î Effective address

- Assembler calculates offset
- Long only; all others are byte only
- 3
 - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
 - Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

2

4

Key to Midterm Exam S4 – Appendices

Last name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L \$5006,(A2)+	\$005010 48 C0 C9 10 42 1A 2D 49	A2 = \$00005014
MOVE.L #50,10(A1)	\$005010 13 79 00 00 00 32 2D 49	No change
MOVE.B 12(A1,D2.L),7(A2)	\$005010 13 79 01 80 42 1A 2D 21	No change
MOVE.L -2(A1),-17(A2,D0.W)	\$005010 48 C0 C9 10 42 1A 2D 49	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$7F + \$7F	8	\$FE	1	0	1	0
\$7F + \$80	8	\$FF	1	0	0	0
\$7F + \$81	8	\$00	0	1	0	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$00000001	D3 = \$0000005A					
D2 = \$00000001	D4 = \$00000004					

Exercise_4

movem.l a1/a2,-(a7)
<pre>movea.l a0,a2 tst.b (a2)+ bne \loop1 subq.l #1,a2</pre>
<pre>move.b -(a2),(a1)+ cmpa.l a0,a2 bne \loop2</pre>
clr.b (a1)
movem.l (a7)+,a1/a2 rts
movem.l a0/a1,-(a7)
<pre>movea.l a0,a1 tst.b (a1)+ bne \loop1 subq.l #1,a1</pre>
<pre>move.b (a0)+,d0 cmp.b -(a1),d0 bne \false</pre>
cmpa.l a0,a1 bhi \loop2
moveq.l #1,d0 bra \quit
moveq.l #0,d0
movem.l (a7)+,a0/a1 rts
jsr IsPal tst.l d0 bne \quit
jsr StrRev
rts