

Key to Final Exam S4

Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the [answer sheet](#). Write down the new values of the registers (except the PC) and memory that are modified by the instructions. **Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.**

Initial values: D0 = \$FFFFFFE2 A0 = \$00005000 PC = \$00006000
 D1 = \$00000070 A1 = \$00005008
 D2 = \$FFFF006A A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0
 \$005008 C9 10 11 C8 D4 36 1F 88
 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (3 points)

Complete the table shown on the [answer sheet](#). Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). **If multiple answers are possible, choose the smallest one.**

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the [answer sheet](#).

```

Main      move.l  #$48f5,d7
next1     moveq.l #1,d1
          cmpi.b  #1,d7
          blt   next2
          moveq.l #2,d1
next2     clr.l   d2
          move.l  #$44444444,d0
loop2     addq.l  #1,d2
          sub.w   #2,d0
          bne   loop2
next3     clr.l   d3
          move.b  #$54,d0
loop3     addq.l  #1,d3
          dbra   d0,loop3      ; DBRA = DBF
next4     move.l  #$1234,d4
          rol.w   #4,d4
          ror.l   #8,d4
          rol.b   #4,d4
  
```

Exercise 4 (9 points)

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value 0).

Be careful. All the subroutines must contain 10 lines of instructions at the most.

1. Write the **next_42** subroutine that returns the address of the next occurrence of “42” in a string of characters.

Input: **A0.L** points to a string of characters.

Output: **A0.L** points to the next occurrence of “42” in the string of characters (it points to the “4” character). If no occurrence is found, it contains the value 0.

2. Using the **next_42** subroutine, write the **replace_42_by_char** subroutine that replaces all the occurrences of “42” in a string of characters with a new two-digit number. The new number is passed in as a couple of ASCII codes. The string is modified directly in memory.

Inputs: **A0.L** points to a string of characters.

D1.B holds the ASCII code of the units digit of the new number.

D2.B holds the ASCII code of the tens digit of the new number.

3. Using the **replace_42_by_char** subroutine, write the **replace_42_by_int** subroutine that replaces all the occurrences of “42” in a string of characters with a new two-digit number. The new number is passed in as an integer. The string is modified directly in memory. As a reminder, the ASCII code of the “0” character is equal to \$30.

Inputs: **A0.L** points to a string of characters.

D0.L holds the new number (integer between 0 and 99).

For example:

| | | |
|---------|----------------------|---|
| Main | <code>lea.l</code> | <code>String1,a0</code> |
| | <code>move.b</code> | <code>#'7',d2</code> |
| | <code>move.b</code> | <code>#'5',d1</code> |
| | <code>jsr</code> | <code>replace_42_by_char</code> |
| | <code>lea.l</code> | <code>String2,a0</code> |
| | <code>move.l</code> | <code>#75,d0</code> |
| | <code>jsr</code> | <code>replace_42_by_int</code> |
| | <code>illegal</code> | |
| String1 | <code>dc.b</code> | <code>"Two occurrences: 42 and 42",0</code> |
| String2 | <code>dc.b</code> | <code>"Two occurrences: 42 and 42",0</code> |

After running this program, the two strings (*String1* and *String2*) will contain:
"Two occurrences: 75 and 75"

| Opcode | Size | Operand | CCR | Effective Address s=source, d=destination, e=either, i=displacement | | | | | | | | | | | Operation | Description | | |
|--------------------|------|------------------------|--------|---|----|------|-------|-------|-------|----------|-------|-------|--------|-----------|-----------|----------------|--|---|
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (iAn) | (iAn,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | | |
| MOVEA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | s | s → An | Move source to An (MOVE s,An use MOVEA) |
| MOVEM ⁴ | WL | Rn-Rn,d s,Rn-Rn | ----- | - | - | d | - | d | d | d | d | d | - | - | - | - | Registers → d s → Registers | Move specified registers to/from memory (W source is sign-extended to L for Rn) |
| MOVEP | WL | Dn,(i,An) (i,An),Dn | ----- | s | - | - | - | - | d | - | - | - | - | - | - | - | Dn → (i,An)...(i+2,An)...(i+4,An) (i,An) → Dn...(i+2,An)...(i+4,An) | Move Dn to/from alternate memory bytes (Access only even or odd addresses) |
| MOVEQ ⁴ | L | #n,Dn | ---*00 | d | - | - | - | - | - | - | - | - | - | - | - | s | #n → Dn | Move sign extended 8-bit #n to Dn |
| MULS | W | s,Dn | ---*00 | e | - | s | s | s | s | s | s | s | s | s | s | s | ±16bit s * ±16bit Dn → ±Dn | Multiply signed 16-bit; result: signed 32-bit |
| MULU | W | s,Dn | ---*00 | e | - | s | s | s | s | s | s | s | s | s | s | s | 16bit s * 16bit Dn → Dn | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| NBCD | B | d | *U*U* | d | - | d | d | d | d | d | d | d | - | - | - | - | 0 - d ₁₀ - X → d | Negate BCD with eXtend, BCD result |
| NEG | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | - | 0 - d → d | Negate destination (2's complement) |
| NEGX | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | - | 0 - d - X → d | Negate destination with eXtend |
| NOP | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | None | No operation occurs |
| NOT | BWL | d | ---*00 | d | - | d | d | d | d | d | d | d | - | - | - | - | NOT(d) → d | Logical NOT destination (1's complement) |
| OR ⁴ | BWL | s,Dn Dn,d | ---*00 | e | - | s | s | s | s | s | s | s | s | s | s | s* | s OR Dn → Dn Dn OR d → d | Logical OR (ORI is used when source is #n) |
| ORI ⁴ | BWL | #n,d | ---*00 | d | - | d | d | d | d | d | d | d | - | - | - | s | #n OR d → d | Logical OR #n to destination |
| ORI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | - | #n OR CCR → CCR | Logical OR #n to CCR |
| ORI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | - | #n OR SR → SR | Logical OR #n to SR (Privileged) |
| PEA | L | s | ----- | - | - | s | - | - | s | s | s | s | s | s | s | s | ↑s → -(SP) | Push effective address of s onto stack |
| RESET | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| ROL | BWL | Dx,Dy | ---*0* | e | - | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dx, Dy bits left/right (without X) |
| ROR | W | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| ROXL | BWL | Dx,Dy | ***0* | e | - | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dx, Dy bits L/R, X used then updated |
| ROXR | W | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| RTE | | | ===== | - | - | - | - | - | - | - | - | - | - | - | - | - | (SP)+ → SR; (SP)+ → PC | Return from exception (Privileged) |
| RTR | | | ===== | - | - | - | - | - | - | - | - | - | - | - | - | - | (SP)+ → CCR; (SP)+ → PC | Return from subroutine and restore CCR |
| RTS | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | (SP)+ → PC | Return from subroutine |
| SBCD | B | Dy,Dx -(Ay),-(Ax) | *U*U* | e | - | - | - | - | - | - | - | - | - | - | - | - | Dx ₁₀ - Dy ₁₀ - X → Dx ₁₀ -(Ax) ₁₀ - (Ay) ₁₀ - X → -(Ax) ₁₀ | Subtract BCD source and eXtend bit from destination, BCD result |
| SCC | B | d | ----- | d | - | d | d | d | d | d | d | d | - | - | - | - | If cc is true then 1's → d else 0's → d | If cc true then d.B = 11111111 else d.B = 00000000 |
| STOP | | #n | ===== | - | - | - | - | - | - | - | - | - | - | - | - | s | #n → SR; STOP | Move #n to SR, stop processor (Privileged) |
| SUB ⁴ | BWL | s,Dn Dn,d | ***** | e | s | s | s | s | s | s | s | s | s | s | s | s ⁴ | Dn - s → Dn d - Dn → d | Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L) |
| SUBA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | s | An - s → An | Subtract address (W sign-extended to L) |
| SUBI ⁴ | BWL | #n,d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | - | d - #n → d | Subtract immediate from destination |
| SUBQ ⁴ | BWL | #n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | - | - | d - #n → d | Subtract quick immediate (#n range: 1 to 8) |
| SUBX | BWL | Dy,Dx -(Ay),-(Ax) | ***** | e | - | - | - | - | - | - | - | - | - | - | - | - | Dx - Dy - X → Dx -(Ax) - (Ay) - X → -(Ax) | Subtract source and eXtend bit from destination |
| SWAP | W | Dn | ---*00 | d | - | - | - | - | - | - | - | - | - | - | - | - | bits[31:16] ↔ bits[15:0] | Exchange the 16-bit halves of Dn |
| TAS | B | d | ---*00 | d | - | d | d | d | d | d | d | d | - | - | - | - | test d → CCR; 1 → bit7 of d | N and Z set to reflect d, bit7 of d set to 1 |
| TRAP | | #n | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | PC → -(SSP); SR → -(SSP); (vector table entry) → PC | Push PC and SR, PC set by vector table #n (#n range: 0 to 15) |
| TRAPV | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | If V then TRAP #7 | If overflow, execute an Overflow TRAP |
| TST | BWL | d | ---*00 | d | - | d | d | d | d | d | d | d | - | - | - | - | test d → CCR | N and Z set to reflect destination |
| UNLK | | An | ----- | - | d | - | - | - | - | - | - | - | - | - | - | - | An → SP; (SP)+ → An | Remove local workspace from stack |
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (iAn) | (iAn,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | | |

| Condition Tests (+ OR, ! NOT, ⊕ XOR; * Unsigned, ° Alternate cc) | | | | | |
|--|----------------|----------|----|------------------|--------------|
| cc | Condition | Test | cc | Condition | Test |
| T | true | 1 | VC | overflow clear | IV |
| F | false | 0 | VS | overflow set | V |
| HP [°] | higher than | !(C + Z) | PL | plus | IN |
| LS [°] | lower or same | C + Z | MI | minus | N |
| HS [°] , CC [°] | higher or same | !C | GE | greater or equal | !(N ⊕ V) |
| LD [°] , CS [°] | lower than | C | LT | less than | (N ⊕ V) |
| NE | not equal | !Z | GT | greater than | !(N ⊕ V) + Z |
| EQ | equal | Z | LE | less or equal | (N ⊕ V) + Z |

An Address register (16/32-bit, n=0-7)
Dn Data register (8/16/32-bit, n=0-7)
Rn any data or address register
s Source, **d** Destination
e Either source or destination
#n Immediate data, **i** Displacement
BCD Binary Coded Decimal
↑ Effective address
1 Long only; all others are byte only
2 Assembler calculates offset
3 Branch sizes: **.B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes
4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)
USP User Stack Pointer (32-bit)
SP Active Stack Pointer (same as A7)
PC Program Counter (24-bit)
SR Status Register (16-bit)
CCR Condition Code Register (lower 8-bits of SR)
N negative, **Z** zero, **V** overflow, **C** carry, **X** extend
 * set according to operation's result, = set directly
 - not affected, **0** cleared, **1** set, **U** undefined

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

Distributed under the GNU general public use license.

Last name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

| Instruction | Memory | Register |
|-------------------------------|--|------------------------------------|
| Example | \$005000 54 AF 00 40 E7 21 48 C0 | A0 = \$00005004 A1 = \$0000500C |
| Example | \$005008 C9 10 11 C8 D4 36 FF 88 | No change |
| MOVE.W -(A2), -(A2) | \$005008 C9 10 11 C8 1F 88 1F 88 | A2 = \$0000500C |
| MOVE.L #510, 40(A0, D0.L) | \$005008 C9 10 00 00 01 FE 1F 88 | No change |
| MOVE.W 4(A1), (A1) | \$005008 D4 36 11 C8 D4 36 1F 88 | No change |
| MOVE.B 7(A2), -\$6F(A2, D2.W) | \$005008 C9 10 11 49 D4 36 1F 88 | No change |

Exercise 2

| Operation | Size (bits) | Missing Number (hexadecimal) | N | Z | V | C |
|------------|-------------|------------------------------|---|---|---|---|
| \$7F + \$? | 8 | \$01 | 1 | 0 | 1 | 0 |
| \$7F + \$? | 16 | \$7F81 | 1 | 0 | 1 | 0 |
| \$7F + \$? | 32 | \$80000000 | 1 | 0 | 0 | 0 |

Exercise 3

| | |
|--|------------------------|
| Values of registers after the execution of the program. Use the 32-bit hexadecimal representation. | |
| D1 = \$00000001 | D3 = \$00000055 |
| D2 = \$00002222 | D4 = \$41000032 |

Exercise 4

```

next_42      tst.b   (a0)
             beq    \no_42

             cmp.b  #'4',(a0)+
             bne    next_42

             cmp.b  #'2',(a0)
             bne    next_42

             subq.l #1,a0
             rts

\no_42      movea.l #0,a0
             rts

```

```

replace_42_by_char  move.l  a0,-(a7)
\no_42              jsr    next_42

                 cmpa.l  #0,a0
                 beq    \quit

                 move.b  d2,(a0)+
                 move.b  d1,(a0)+

                 bra    \loop

\no_42              movea.l (a7)+,a0
                 rts

```

```

replace_42_by_int  movem.l d0-d2,-(a7)

                 divu.w  #10,d0
                 addi.l  #$00300030,d0

                 move.b  d0,d2
                 swap    d0
                 move.b  d0,d1

                 jsr    replace_42_by_char

                 movem.l (a7)+,d0-d2
                 rts

```