Final Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$74C2,d7
next1
            moveq.l #1,d1
            cmpi.w #$94C2,d7
            blt
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$8888888,d0
loop2
            addq.l #1,d2
                    #$10,d0
            sub.b
                    loop2
            bhi
next3
            clr.l
                    d3
                    #$87,d0
            move.b
loop3
            addq.l
                    #1,d3
                                  ; DBRA = DBF
            dbra
                    d0,loop3
next4
            clr.l
                    d4
                    #$1F,d0
            move.w
loop4
                    #1,d4
            addq.l
            dbra
                    d0,loop4
                                  ; DBRA = DBF
```

Final Exam S4

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

The aim of this exercise is to make a background fade out. That is to say, to make the background color gradually turn black.

A color is made up of three primary colors:

- · The primary red color.
- The primary green color.
- The primary blue color.

These three primary colors are encoded in a 32-bit word: 00RRGGBB₁₆

- RR represents the primary red color (8-bit unsigned integer between 0_{16} and FF₁₆).
- GG represents the primary green color (8-bit unsigned integer between 0_{16} and FF₁₆).
- BB represents the primary blue color (8-bit unsigned integer between 0_{16} and FF_{16}).

For instance:

- If the background color is 002B048D₁₆, the value of its primary red color is 2B₁₆, that of its primary green color is 04₁₆ and that of its primary blue color is 8D₁₆.
- The encoded value of the black color is 00000000₁₆.
- The encoded value of the white color is 00FFFFFF₁₆.
- 1. To begin with, write the **Decrement** subroutine that decrements an 8-bit unsigned integer by limiting its minimum value to zero.

<u>Inputs</u>: **D0.B** holds an 8-bit unsigned integer.

D1.B holds an 8-bit unsigned integer.

Output: D0.B = D0.B - D1.B if the result is not negative.

 $\mathbf{D0.B} = 0$ if $\mathbf{D0.B} - \mathbf{D1.B}$ is negative.

Be careful. The Decrement subroutine must contain 4 lines of instructions at the most (RTS included).

Final Exam S4 2/10

2. By using the **Decrement** subroutine, write the **Darker** subroutine that decrements the three primary colors (red, green and blue) of a color and that limits each of them to zero.

<u>Inputs</u>: **D0.L** holds a 32-bit encoded color (00RRGGBB₁₆).

D1.B holds an 8-bit unsigned integer.

Output: **D0.L** returns the new color whose each primary color has been decremented by **D1.B**.

When a primary color has reached zero, it remains at zero.

For instance:

```
Main
                             #$000c0306,d0
                                              ; D0.L = $000C0306
                     move.l
                     move.b
                             #4,d1
                                                D1.B = $04
                                                D0.L = $00080002
                     jsr
                             Darker
                                               D0.L = $00040000
                     jsr
                             Darker
                                              ; D0.L = $00000000
                             Darker
                     jsr
                             Darker
                                              ; D0.L = $00000000
                     jsr
```

Be careful. The Darker subroutine must contain 7 lines of instructions at the most and you can use the JSR, ROR, SWAP and RTS instructions only.

3. The graphics card uses the 32-bit encoded value held in the BackgroundColor memory location. As soon as this value is changed, the background color on the screen is modified accordingly. We want this color to go black gradually.

By using the **Darker** subroutine, write the **FadeOut** subroutine that gradually decrements the three primary colors (red, green and blue) to pitch-black.

<u>Input</u>: **A0.L** points to the memory location that holds the 32-bit encoded color to modify.

Output: The color held in the memory location pointed at by **A0.L** is modified.

Each primary color of the 32-bit encoded color is decremented one by one.

For instance, let us consider the following main program:

```
Main lea BackgroundColor,a0 jsr FadeOut ; ... ; ... BackgroundColor dc.l $0043021B
```

It will modify the contents of BackgroundColor as shown on the table below. Each line of this table corresponds to an iteration of a loop.

Final Exam S4 3/10

BackgroundColor	
\$0043021B	← Initial color
\$0042011A	
\$00410019	
\$00400018	
:	
\$002A0002	
\$00290001	
\$00280000	
\$00270000	
:	
\$00020000	
\$00010000	
\$0000000	← Black color

Note:

The execution time of an iteration is not to be taken into account in this exercise (if the fade-out effect is too fast, it will be easy to slow it down).

Be careful. The FadeOut subroutine must contain 8 lines of instructions at the most (RTS included).

Final Exam S4 4/10

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2E	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*		rsii.	(/511)	(Ally	(riii)	-	(Grin, Kiry	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0.0	В	-	-	-	_		-		-	-	-	-		
. DD A		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	2	S	S	2	S	S	S	2	s*	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	д	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	+-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
			****	d	d	_	_	_	_	_	_	_	-		S		
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	•	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	2	S	S	S	2	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	+	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
	_				ļ-	-		-							-		
ANDI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 📥 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	r x x	Arithmetic shift ds I bit left/right (.W only)
Всс	BM ₃	address ²		-	-	-	† <u>-</u>	<u> </u>	-	<u> </u>	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
555	1011	auui saa														address → PC	(8 or 16-bit ± offset to address)
nnue	п .	D I	*	1	\vdash	,											
BCHG	B L	Dn,d	*	6	-	ď	d	ď	d d	ď	ď	ď	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	L	#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	6	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BM ₃	address ²		+-	+-	-	-	-	-	-	-	-	-	-	_	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*_	el	ŀ	_	d	_		d		d	-	-	_		Set Z with state of specified bit in d then
D9E1	D L				-	ď	_	ď	ď	_	d	_			-	NOT(bit n of d) \rightarrow Z	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	d	Р	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000		+	S	S	S	S	S	S	S	S	2		if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100			q	d	ď	ď	d	q	d	-	-	-	D → d	Clear destination to zero
				u	- Λ	_	_	_			_						
CMP 4	BWL	s,Dn	_***	9	S	S	S	S	S	S	S	2	S	S	S	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	_***	2	6	S	S	2	S	2	S	S	S	2	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn.addres ²		-	+	_	-	-	-	_	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
DDGG	**	DII,duul'es		-	-	_	-	-	-	_	_	_	-	-	-	if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
DUID				╀	╄		-										(
SVID	W	s,Dn	-***0	- 6	-	S	S	S	S	2	2	S	S	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	2	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XOR d → d	Logical exclusive DR On to destination
		#n,d	-**00	d	-	d	d	d	d	d	d	d	_	-		#n XDR d → d	Logical exclusive DR #n to destination
EORI 4		#n,CCR		u	H	u	u	u	u	u	u	u				#n XDR CCR → CCR	Logical exclusive DR #n to CCR
	В				-	-	-	-	-	-	-	-	-	-			
EORI ⁴	W	#n,SR	=====	_	-	-	-	-	-	-	-	-	-	-	2	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP	<u> </u>	d		+	+	d	-	.	d	d	d	d	d	д	-	↑d → PC	Jump to effective address of destination
	_	_		1-	1-	-											
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	DWI	Dx,Dy	***0*	-	+	_	_		\vdash	 							Logical shift Dy, Dx bits left/right
	DWL			-	1-	-	-	-	_	-	-	-	-	-	-	x → □	
LSR		#n,Dy		d	-	-	ļ -	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	L		-	d	d	d	d	d	d	d	-	-	-	0->	Logical shift d I bit left/right (.W only)
	DMI	b,z	-**00	9	S ⁴	е	е	9	е	В	6	В	S	S	s ⁴	s → d	Move data from source to destination
MOVE 4	RMI		=====	-	1-	S	S	S	2	S	S	S	S	2	S	s → CCR	Move source to Condition Code Register
	_	s CCB				1 0	a	_	-						-		
MOVE	W	s,CCR			+	_	_	-	-								
MOVE MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE MOVE MOVE	W	s,SR SR,d			-	g d	s d	g d	g d	d s	g S	q s	-	-	-	SR → d	Move Status Register to destination
MOVE 4 MOVE MOVE MOVE MOVE	W	s,SR	=====	S	- d	_									-		
MOVE MOVE MOVE	W	s,SR SR,d	=====	s	- d	_	d		d	d	d	d	-	-	-	SR → d	Move Status Register to destination

NOVEM No. Ren. And	Opcode Size	Operand	erand	CCR	E	ffec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUVEW WILDING S.R.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW S.R.P.Ch MV S.R					_			_	_			_						
SR-Rn	MOVEA4 WL :	s,An	-		S	е	S	S	S	S	S	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEO MILL March Move March Move March Move March Move March Move March Ma	MOVEM ⁴ WL	Rn-Rn,d	₹n,d -		-	-	р	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MUNEQ" L	:	s,Rn-Rn	-Rn		-	-	S	2	-	2	2	2	2	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILO	MOVEP WL	Dn,(i,An)	i,An) -		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU W S.Dn -**00 e S S S S S S S S S					d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULL W S.Dn -**00 e s s s s s s s s s	MOVEQ4 L	#n,Dn)n -	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD B	MULS W :	s,Dn	-	-**00	9	-	S	S	S	S	S	S	S	2	S	S	±16bit s * ±16bit Dn → ±0n	Multiply signed 16-bit; result: signed 32-bit
NEG SWL		s,Dn	-	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEB BWL	NBCD B	d	4	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NDP		d	4	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
NOT		d	,	****	d	-	р	d	d	d	d	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR	NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	d		-	-	NOT(d) → d	Logical NOT destination (I's complement)
DRI	OR 4 BWL :	s,Dn	-	-**00	9	-	S	2	2	S	S	S	2	2	S	s4	s OR On \rightarrow On	Logical OR
DRI		Dn,d			9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
DRI		#n,d	-	-**00	d	-	d	d	d	d	d	d	d		-			Logical OR #n to destination
PEA	ORI 4 B	#n,CCR	CCR =	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR \rightarrow CCR	Logical OR #n to CCR
RESET	ORI 4 W	#n,SR	SR ≡	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL ROL		S	-		-	-	S	-	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET		-		-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROX	ROL BWL	Dx,Dy	у -	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXL ROXR ROXD	ROR :	#n,Dy)y		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR #n,Dy d					-	-	d	d	d	d	d	d	d	-	-	-	→ □	Rotate d 1-bit left/right (.W only)
ROXR		Dx,Dy	у '	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		#n,Dy)y		d	-	-	1	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		d			-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			=	====	-	ı	,	-	-	-	-	,	-	,	-	1		Return from exception (Privileged)
SBCD B Dy,Dx *U*U* e			=	====	-	1	-	-	-	-	-	,	-	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-		-	-	-	-	-	-	-	-	-		-	-		
Scc B d d d d d d d d lf cc is true then l's → d else 0's → d lf cc true then d.B = 111 else d.B = 000 STOP #n =====			^	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$),-(Ax)			-								-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Scc B	d	-		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
Dn.d					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****	9									2	2	s4		Subtract binary (SUBI or SUBQ used when
					9	ď⁴	d		d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						9			$\overline{}$					2	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			'			-			_					-	-			Subtract immediate from destination
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				- 1	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			^	****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		-(Ay),-(Ax)),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAPV If V then TRAP #7 If overflow, execute an D TST BWL d -**00 d - d d d d d d d test d \rightarrow CCR N and Z set to reflect des	TRAP	#n	-		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect des																		
						-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
					-		-		-				-				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BWL	s,d	s,d >	KNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS.	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

SSP Supervisor Stack Pointer (32-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Last name:	First name:	Group:
------------	-------------	--------

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #321,2(A1)		
MOVE.W #\$5012,6(A1,D0.W)		
MOVE.W -(A2),-2(A2)		
MOVE.B 3(A2),-120(A2,D1.L)		

Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	C
\$50 + \$?	8		1	0	0	0
\$50 + \$?	16		1	0	0	0
\$50 + \$?	32		1	0	0	0

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$	D3 = \$					
D2 = \$	D4 = \$					

ecrement			

	Computer Architecture -	<u>- EPITA – S4 -</u>	- 2018/2019
Darker			

	Computer Architecture – EPITA – S4 – 2018/2019
FadeOut	