## Key to Final Exam S4 Computer Architecture

Duration: 1 hr 30 min

#### Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$1234FFF2 A0 = \$00005000 PC = \$00006000 D1 = \$0000070 A1 = \$00005008 D2 = \$0000FFFD A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

## Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> <u>the smallest one</u>.

## Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

Main	move.l	#\$74C2,d7				
next1	moveq.l cmpi.w blt moveq.l	#1,d1 #\$94C2,d7 next2 #2,d1				
next2	clr.l move.l	d2 #\$88888888.d0				
loop2	addq.l sub.b bhi	#1,d2 #\$10,d0 loop2				
next3	clr.l	d3 #\$87_d0				
loop3	addq.l dbra	#1,d3 d0,loop3	;	DBRA	=	DBF
next4	clr.l	d4 #\$15_d0				
loop4	addq.l dbra	#1,d4 d0,loop4	;	DBRA	=	DBF

## Exercise 4 (9 points)

All questions in this exercise are independent. <u>Except for the output registers, none of the data or ad</u><u>dress registers must be modified when the subroutine returns</u>.

The aim of this exercise is to make a background fade out. That is to say, to make the background color gradually turn black.

A color is made up of three primary colors:

- The primary red color.
- The primary green color.
- The primary blue color.

These three primary colors are encoded in a 32-bit word: 00RRGGBB<sub>16</sub>

- RR represents the primary red color (8-bit unsigned integer between  $0_{16}$  and FF<sub>16</sub>).
- GG represents the primary green color (8-bit unsigned integer between  $0_{16}$  and FF<sub>16</sub>).
- BB represents the primary blue color (8-bit unsigned integer between  $0_{16}$  and FF<sub>16</sub>).

For instance:

- If the background color is  $002B048D_{16}$ , the value of its primary red color is  $2B_{16}$ , that of its primary green color is  $04_{16}$  and that of its primary blue color is  $8D_{16}$ .
- The encoded value of the black color is  $0000000_{16}$ .
- The encoded value of the white color is 00FFFFF<sub>16</sub>.
- 1. To begin with, write the **Decrement** subroutine that decrements an 8-bit unsigned integer by limiting its minimum value to zero.

Inputs: **D0.B** holds an 8-bit unsigned integer.

**D1.B** holds an 8-bit unsigned integer.

<u>Output</u>: D0.B = D0.B - D1.B if the result is not negative. D0.B = 0 if D0.B - D1.B is negative.

Be careful. The Decrement subroutine must contain 4 lines of instructions at the most (RTS included).

2. By using the **Decrement** subroutine, write the **Darker** subroutine that decrements the three primary colors (red, green and blue) of a color and that limits each of them to zero.

Inputs: **D0.L** holds a 32-bit encoded color (00RRGGBB<sub>16</sub>).

**D1.B** holds an 8-bit unsigned integer.

<u>Output</u>: **D0.L** returns the new color whose each primary color has been decremented by **D1.B**. When a primary color has reached zero, it remains at zero.

For instance:

Main	move.l	#\$000c0306,d0	; D0.L = \$000C0306
	move.b	#4,d1	; D1.B = \$04
	jsг	Darker	; D0.L = \$00080002
	јѕг	Darker	; D0.L = \$00040000
	jsr	Darker	; D0.L = \$00000000
	jsr	Darker	; D0.L = \$00000000

# Be careful. The Darker subroutine must contain 7 lines of instructions at the most and you can use the JSR, ROR, SWAP and RTS instructions only.

3. The graphics card uses the 32-bit encoded value held in the BackgroundColor memory location. As soon as this value is changed, the background color on the screen is modified accordingly. We want this color to go black gradually.

By using the **Darker** subroutine, write the **FadeOut** subroutine that gradually decrements the three primary colors (red, green and blue) to pitch-black.

Input: A0.L points to the memory location that holds the 32-bit encoded color to modify.

Output: The color held in the memory location pointed at by A0.L is modified. Each primary color of the 32-bit encoded color is decremented one by one.

For instance, let us consider the following main program:

Main	lea jsr	BackgroundColor, <mark>a0</mark> FadeOut
	; ;	
BackgroundColor	dc.l	\$0043021B

It will modify the contents of BackgroundColor as shown on the table below. Each line of this table corresponds to an iteration of a loop.

BackgroundColor	
\$0043021B	$\leftarrow$ Initial color
\$0042011A	
\$00410019	
\$00400018	
:	
\$002A0002	
\$00290001	
\$00280000	
\$00270000	
:	
\$00020000	
\$00010000	
\$0000000	← Black color

#### Note:

The execution time of an iteration is not to be taken into account in this exercise (if the fade-out effect is too fast, it will be easy to slow it down).

#### Be careful. The FadeOut subroutine must contain 8 lines of instructions at the most (RTS included).

EAS	Sy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effe	ctive	Addres	ss s=s	ource,	d=destina	tion, e	=eithe	r, i=dis	placemen	t	Operation	Description
-	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx -(Av) -(Av)	*U*U*	6	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ -(Ay)_{10} + -(Ay)_{10} + X \rightarrow -(Ay)_{10}	Add BCD source and eXtend bit to destination, BCD result
ADD <sup>4</sup>	BWL	s,Dn	****	6	S	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
ADDA Å		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA '	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
AUUI *	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDU .	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	S	#n+d→d	Add quick immediate (#n range: 1 to 8)
AUUX	BWL	Uy,Ux		е	-	-	-	-	-	-	-	-	-	-	-	$U_{Y} + U_{X} + X \rightarrow U_{X}$	Add source and eXtend bit to destination
AND 4	DWI	-(Ay),-(AX)	_**00	-	-	-	-	e	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + \lambda \rightarrow -(Ax)$	Legical AND enumer to destinction
AND	DWL	S,UN Da d	00	e	-	s d	s	s d	s d	s	s d	s d	S	S	s	S ANU UN → UN	(AND) is used when source is #n)
ANDI <sup>4</sup>	BWI	#n d	-**00	d	-	u d	d d	d	d d	d d	u d	d	-	-			Logical AND immediate to destination
	R	#n.CCR	=====	-	-	-	-	-	-	-	-	-	-	-	0 0	$\#_n \text{ AND CCR } \rightarrow \text{CCR}$	Logical AND immediate to descination
	W	#n,66K	=====	-	-	-	-	_	-	-	-	-	-	-	a e	$\#_n AND SR \rightarrow SR$	Logical AND immediate to SR (Privilened)
ASI	BWI	Dy Dy	****	p	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dv hv Dv hits left/right
ASR	0.00	#n.Dv		ď	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n hits 1/R (#n:1 tn 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	┕╸╧────└┡╴ᡭ	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW <sup>3</sup>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address $\rightarrow$ PC	(8 or 16-bit ± offset to address)
BCHG	ΒL	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	NOT(bit n of d) $ ightarrow$ bit n of d	invert the bit in d
BCLR	ΒL	Dn,d	*	el	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $ ightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	0 $ ightarrow$ bit number of d	clear the bit in d
BRA	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address $\rightarrow$ PC	Branch always (8 or 16-bit ± offset to addr)
BSET	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NDT( bit n of d ) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BWa	address <sup>z</sup>		-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offset)
BTST	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
D111/		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NDT(bit #n of d ) $\rightarrow Z$	Leave the bit in d unchanged
CHK	W	s,Un	-*000	8	-	S	S	S	S	S	S	S	S	S	S	it Un <u or="" un="">s then TKAP</u>	Compare Un with U and upper bound [s]
GLK	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	U → d	L'Iear destination to zero
GMP ·	BWL	s,Un	-****	е	S.	S	S	S	S	S	S	S	S	S	S	set GGR with Dn - s	Lompare Un to source
GMPA ·	WL	S,AN	_****	S	8	S	S	S	S	S	S	S	S	S	S	set GLK with An - s	Lompare An to source
CMDM 4	BWL	#n,a (Av)+ (Av)+	_****	a	-	a	0	۵	0	a	a	٥	-	-	S	SET GER with (Av) (Av)	Compare destination to #n
DRee	W	Dn addree <sup>2</sup>		-	-	-	е	-	-	-	-	-	-	-	-	if an false then $(MX) - (MY)$	Test condition, decrement and branch
DULL	"	DII,duul 65			-			_	_	-	-	_	-	_		if $Dn \leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-hit + offset to address)
DIVS	w	s.Dn	-***0	P	-	8	8	8	8	8	8	8	8	8	s	$\pm 37$ hit Dn / $\pm 16$ hit s $\rightarrow \pm 0$ n	Dn= [ 16-hit remainder, 16-hit quotient ]
DIVU	Ŵ	s.Dn	-***0	e	-	s	s	s	s	s	s	s	s	s	s	32bit Dn / 16bit s $\rightarrow$ Dn	Dn= ( 16-bit remainder, 16-bit quotient )
EOR 4	BWL	Dn.d	-**00	e	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	Dn XOR d $\rightarrow$ d	Logical exclusive OR Dn to destination
EORI <sup>4</sup>	BWL	#n.d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XOR d → d	Logical exclusive DR #n to destination
EORI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); $\uparrow d \rightarrow$ PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ -(SP); SP $\rightarrow$ An;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
MOVE *	BWL	s,d	-**00	е	s	е	е	е	e	е	е	В	S	S	ร้	s → d	Move data from source to destination
MUVE	W	s,CCR		S	-	S	S	S	S	S	S	S	S	S	S	s → CCR	Move source to Condition Code Register
MUVE	W	s,5K		S	-	S	S	S	S	S	S	S	S	S	S	s → SK	Move source to Status Register (Privileged)
MUVE	W	716D V		d	-	d	d	đ	d	d	đ	ď	-	-	-	2K → q	Move Status Register to destination
MUVE		102P,An		-	d	-	-	-	-	-	-	-	-	-	-	U3P → An An → USD	Move User Stack Pointer to An (Privileged)
	DM1	AII,USP	XN7VC	- D	S A=	- (1-2)	- (he):	-(1-)	-	- (i / r D n)	- ahe W	-	- (; DP)	- (; DP D_)	- #	AU 🕇 N74	MOVE AN LO USEL STOCK HOINTEL (HLINIGGED)
1	DIVL	5,0	1000	1 111	All	(AU)	(AII)*	-(AII)	(ILAII)	(ILAILINI)	dus.II	anz.r	(1,1'6/	(I,FG,KII)	1111		

## Computer Architecture – EPITA – S4 – 2018/2019

Computer Architecture -	EPITA-	S4 –	2018/2019
-------------------------	--------	------	-----------

Oncode	Size	Onerand	CCR		ffe	ctive	Addres	2=2 2	IIICCE.	d=destina	tinn e	=eithe	r i=dis	nlacemen	t	Oneration	Description
apoouo	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i.An)	(i.An.Rn)	abs.W	abs.L	(i,PC)	(i.PC.Rn)	#n		
MOVEA <sup>4</sup>	WL	s.An		s	е	S	S	S	S	S	S	S	S	S	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers $\rightarrow$ d	Move specified registers to/from memory
		s,Rn-Rn		-	-	s	s	-	s	s	s	s	s	s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		s	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	s	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d <sub>10</sub> - X 🗲 d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT( d ) → d	Logical NOT destination (I's complement)
OR *	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	s	s*	s OR Dn $\rightarrow$ Dn	Logical OR
0.51		Dn,d		В	-	d	d	d	d	d	d	d	-	-	-	Dn DR d $\rightarrow$ d	(DRI is used when source is #n)
ORI *	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
DRI *	В	#n,CCR	====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR CCR $\rightarrow$ CCR	Logical DR #n to CCR
DRI *	W.	#n,SR	====	-	-	-	-	-	-	-	-	-	-	-	S	$\#n \ OR \ SR \rightarrow SR$	Logical UR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$T_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
RUL	BWL	Ux,Uy	-**0*	В	-	-	-	-	-	-	-	-	-	-	-	ſ <b>∢</b> ◀	Rotate Dy, Dx bits left/right (without X)
RUK	w	#n,Uy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
POVI	W DWI	0 D., D.,	***0*	-	-	٥	٥	۵	d	đ	٥	d	-	-	-		Rotate d I-bit lett/right (.W only) Retate Dv. Dv. bits L /R. V used then undeted
RUAL	DWL	μx,uy #n Dv	Ŭ	e d	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, DX Dits L/R, A used then opdated Rotate Dy, #a bits laft/sight (#a:1 to 8)
NUAN	w	#11,Dy		- u		4	d	ď	ď	d	ď	d	-	-	-		Rotate by, #11 bits left/right (#11, 1 to b) Rotate destination 1-bit left/right ( W only)
RTE	"	u	=====	-	-	-	-	- u	-	-	- u	-	-	-	-	$\exists q \leftarrow +(q_2) \cdot q_2 \leftarrow +(q_2)$	Return from excention (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)_+ \rightarrow CCR (SP)_+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)_+ \rightarrow PC$	Return from subroutine
SBCD	В	Πν Πχ	*U*U*	р	-	-	-	-	-	-	-	-	-	-	-	$[X_{10} - [X_{10} - X] \rightarrow [X_{10}]$	Subtract BCD source and eXtend hit from
0000	Ľ	-(Av)(Ax)		-	-	-	-	e	-	-	-	-	-	-	-	$-(Ax)_m(Ay)_m - X \rightarrow -(Ax)_m$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 111111111
	-	-		-		-	-	-	-	-	-	-				else D's $\rightarrow$ d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR: STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s.Dn	****	е	s	s	S	S	S	s	S	S	s	s	s <sup>4</sup>	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA <sup>4</sup>	WL	s,An		s	е	S	S	S	S	S	S	S	S	S	s	An - s → An	Subtract address (.W sign-extended to .L)
SUBI <sup>4</sup>	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) $ ightarrow$ PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ SP; (SP)+ $\rightarrow$ An	Remove local workspace from stack
	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, 🖶 XOR; " Unsigned, " Alternate cc )							
CC	Condition	Test	CC	Condition	Test		
T	true	1	VC	overflow clear	IV.		
F	false	0	VS	overflow set	V		
HI	higher than	!(C + Z)	PL	plus	!N		
LS"	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO", CSª	lower than	С	LT	less than	(N ⊕ V)		
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]		
EQ equal Z LE less or equal $(N \oplus V) + Z$							
Revised b	by Peter Csasza	ar, Lawrei	nce 1	Fech University -	- 2004-2006		

- An Address register (16/32-bit, n=D-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination s
- Either source or destination B
- #n Immediate data, i Displacement BCD Binary Coded Decimal
- î
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

2

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend
  - \* set according to operation's result, = set directly
  - not affected, O cleared, 1 set, U undefined
- 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes 4

Last name: ...... First name: ...... Group: .....

## **ANSWER SHEET TO BE HANDED IN**

#### Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L #321,2(A1)	\$005008 C9 10 <b>00 00 01 41</b> 1F 88	No change
MOVE.W #\$5012,6(A1,D0.W)	\$005000 <b>50 12</b> 18 B9 E7 21 48 C0	No change
MOVE.W -(A2),-2(A2)	\$005008 C9 10 11 C8 <b>1F 88</b> 1F 88	A1 = \$0000500E
MOVE.B 3(A2),-120(A2,D1.L)	\$005008 <b>80</b> 10 11 C8 D4 36 1F 88	No change

## Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	С
\$50 + \$?	8	\$80	1	0	0	0
\$50 + \$?	16	\$8000	1	0	0	0
\$50 + \$?	32	\$8000000	1	0	0	0

## Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$00000002	D3 = \$00008888						
D2 = \$00000009    D4 = \$00000020							

## Exercise\_4

Decrement	sub.b bhs	d1,d0 \quit
	clr.b	d0
\quit	rts	
Darker	jsr	Decrement
	ror.l	#8,d0
	121	Decrement
	ror.l jsr	<mark>#8,d0</mark> Decrement
	swap rts	d0
FadeOut	movem.l	d0/d1,-(a7)
	move.l	(a0),d0
	liove.b	#1,01
\loop	jsr move.l bne	Darker d0,(a0) \loop
	movem.l rts	(a7)+,d0/d1