Final Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the **N**, **Z**, **V** and **C** flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.w #145,d7
next1
            moveq.l #1,d1
            tst.b
                   d7
            bmi
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            cmp.b #-111,d7
                    next3
            ble
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w
                    #$200,d0
                    #1,d3
loop3
            addq.l
            subq.b
                    #2,d0
            bne
                    loop3
next4
            clr.l
            move.l #$12345,d0
            addq.l #1,d4
loop4
                    d0,loop4
                                  ; DBRA = DBF
            dbra
quit
            illegal
```

Final Exam S4

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

Structure of a bitmap:

Field	Size (bits)	Encoding	Description
WIDTH	16	Unsigned integer	Width of the bitmap in pixels
HEIGHT	16	Unsigned integer	Height of the bitmap in pixels
MATRIX	Variable	Bitmap	Dot matrix of the bitmap. If a bit is 0, the displayed pixel is black. If a bit is 1, the displayed pixel is white.

Structure of a sprite:

Field	Size (bits)	Encoding	Description
STATE	16	Unsigned integer	Current display state of the sprite Only two possible values: HIDE = 0 or SHOW = 1
X	16	Signed integer	Abscissa of the sprite
Y	16	Signed integer	Ordinate of the sprite
BITMAP1	32	Unsigned integer	Address of the first bitmap
BITMAP2	32	Unsigned integer	Address of the second bitmap

We assume that the size of the bitmap 1 is always equal to that of the bitmap 2.

Constants that are already defined:

VIDEO_START	equ	\$ffb500	; Starting address of the video memory
VIDEO_SIZE	equ	(480*320/8)	; Size in bytes of the video memory
WIDTH	0011	0	
	equ		
HEIGHT	equ	2	
MATRIX	equ	4	
	•		
STATE	equ	0	
X	equ	2	
Υ	equ	4	
BITMAP1	equ	6	
BITMAP2	equ	10	
HIDE	equ	0	
	•	1	
SHOW	equ	1	

Final Exam S4 2/10

1. Write the **FillScreen** subroutine that fills the video memory with a 32-bit integer.

<u>Input</u>: **D0.L** = A 32-bit integer used to fill the video memory.

2. Write the **GetRectangle** subroutine that returns the coordinates of the rectangle that marks out the boundaries of a sprite.

Input: A0.L = Address of the sprite.

Outputs: **D1.W** = Abscissa of the top left corner of the sprite.

D2.W = Ordinate of the top left corner of the sprite.

D3.W = Abscissa of the bottom right corner of the sprite.

D4.W = Ordinate of the bottom right corner of the sprite.

3. Write the **MoveSprite** subroutine that moves a sprite in a relative way. If the new position of the sprite is off the screen, the sprite must remain still (the new position will be ignored).

<u>Inputs</u>: **A1.L** = Address of a sprite.

D1.W = Relative horizontal displacement in pixels (16-bit signed integers).

D2.W = Relative vertical displacement in pixels (16-bit signed integers).

Outputs: **D0.L** returns *false* (0) if the sprite has not moved (its new position was out of the screen).

D0.L returns *true* (1) if the sprite has moved.

To know if a sprite is out of the screen, you can call the **IsOutOfScreen** subroutine. We will assume that this subroutine has already been written (you do not have to write it).

<u>Inputs</u>: **A0.L** = Address of a bitmap.

D1.W = Abscissa of the bitmap in pixels (16-bit signed integer).

D2.W = Ordinate of the bitmap in pixels (16-bit signed integer).

Outputs: **Z** returns *false* (0) if the bitmap is not out of the screen.

Z returns *true* (1) if the bitmap is out of the screen.

Final Exam S4 3/10

Final Exam S4 4/10

	y68	K Quic	k Re	fer	rer	ıce	v1.	8	htt	p://www	w.wo	wgw	ер.со	m/EAS	y68	3K.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*		rsii	(/311)	(Ally	(/111/	-	(ishiishii)	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0 0	В	-	-	-	_		-		-	-	-	-		
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	2	S	S	S	S	S	S	2	S4	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴	BWL	#n,d	****	d	<u>-</u>	d	д	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
			****	d	d	_	_		_	_	_	_	-		S		
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	2	S	S	S	S	S	2	2	S ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn.d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	- u	\vdash	u	-	u	-	-	-	-	-	-	_	#n AND CCR → CCR	Logical AND immediate to CCR
	_			-	-	-		-							S		
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 📥 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	_	-	-	r X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BW3	address ²		-	+-	-	<u> </u>	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
DLL	DW	9001.622		-	-	_	-	-	-	-	-	-	-	-	-	l	
DOVICE		n .	<u> </u>	١.	_		.		<u>.</u>		<u> </u>				\vdash	address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	6,	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	_	d	d	d	ď	d	ď	d	_	_	s	0 → bit number of d	clear the hit in d
DDA	BW3			u	-	_	-	-	-		-	-			a		0.00. 0.0 0.0 0.0
BRA	_	address ²		-	-	-				-			-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn.d	*	e1	+-	ф	d	д	В	d	В	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
ונוטו	" -			ď	-	_	_	_		_	_	_			_		
		#n,d		-	-	d	d	d	d	d	d	d	d	d		NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	-	-	S	2	S	S	S	2	2	2	2	2	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero
CMP 4	BWL	s.Dn	_***	9	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	е	S	S	S	8	S	S	S	S	S	S	set CCR with An - s	Compare An to source
			_***	-	В	_	_		_								
CMPI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	-	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	е	+-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= (16-bit remainder, 16-bit quotient)
			-***0	-	1	_	_	_	_		_				-		
DIVU	W	s,Dn	-		-	S	S	S	S	S	S	S	S	2	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4		Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-		On XOR d \rightarrow d	Logical exclusive OR On to destination
EORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR				-	-		-		-	_	-		S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
	W			-	-	-	1	-		-		-		-	S		
EXG	L	Rx,Ry		6	9	-	-	-	-	-	-	-	-	-	-	register ← → register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-		$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	Ь	-	↑d → PC	Jump to effective address of destination
	_	_		Ť	É	-		<u> </u>							\vdash		
JSR	_	d .		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L_L	s,An		-	е	S	-	-	2	S	2	2	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	RWI	Dx,Dy	***0*	-	+		-		 		-			-	-		Logical shift Dy, Dx bits left/right
	DWL			-	1	_	1	-	-	-		_	-	-		X 📥 🗀 🕳 Ü	
LSR		#n,Dy		d	-	-	l -	-	l -	-	-	-	-	-	S	- X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		_	-	d	d	d	d	d	d	d	_	-	-		Logical shift d 1 bit left/right (.W only)
1	BWL	s,d	-**00	9	S ⁴	е	е	9	е	В	6	В	S	S	s ⁴	s → d	Move data from source to destination
MOVE 4		s,CCR	=====	S	Ť-	S	S	S	S	S	S	S	S	2	S	$s \rightarrow CCR$	Move source to Condition Code Register
	_			1 0	1 ~	a	_								-	s → SR	Move source to Status Register (Privileged)
MOVE	W		===	_	\top	_										1 g - > > 1 g	move enured to Statue Medictor (Univilaged)
MOVE MOVE	W	s,SR	=====	- 0	-	S	S	S	S	S	S	S	S	S	S		
MOVE MOVE MOVE	W	s,SR SR,d		s d	-	g d	g g	q s	q	d	q	q	-	-	-	SR → d	Move Status Register to destination
MOVE MOVE MOVE	W	s,SR		- 0	- d										-		Move Status Register to destination
MOVE 4 MOVE MOVE MOVE MOVE	W	s,SR SR,d		d	- d s		d		d	d	d	d	-	-	-	SR → d	

MOVEM* W. RR-Rnd	pcode Size	Operand	erand	CCR	E	ffec	ctive	ve Addr	ess s=s	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUVEM MU Ro-Rind					_				_			_						
SRP-Shr	OVEA4 WL	s,An	1 -		S	е	S	s s	2	S	S	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEP W. Dn.(J.An)	OVEM4 WL	Rn-Rn,d	Rn,d -		-	-	d	- 1	d	d	d	d	р	-	-	-	Registers → d	Move specified registers to/from memory
(Jah) Dh.	1	s,Rn-Rn	ı-Rn		-	-	S	s s	-	2	S	2	S	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MULS W S.Dn -**00 d -	OVEP WL !	Dn,(i,An)	(i,An) -		S	-	-	- -	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU W S.D. -**00 e S S S S S S S S S					d	-	-	- -	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MILL W S.Dn *0 E - S S S S S S S S S	IOVEQ⁴ L :	#n,Dn	Dn -	-**00	d	-	-	- -	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD B d	IULS W :	s,Dn	1 -	-**00	9	-	S	s s	2	S	S	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NEG		s,Dn	1 .	-**00	9	-	S	s s	2	S	S	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEX SWL	BCD B	d	1	*U*U*	d	-	d	d d	d	d	d	d	Р	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NDP		d	1	****	d	-	d	d d	d	d	d	d	Р	-	-	-	O - d → d	Negate destination (2's complement)
NOT BWL		d	1	****	d	-	р	d d	d	d	d	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR BWL S.Dn	.OP		-		-	-	-	- -	-	-	-	-	-	-	-	-	None	No operation occurs
Dnd				-**00	d	-	d	d d	d	d	d	d	р		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
DRI	R 4 BWL s	s,Dn	1 .	-**00	9	-	S	s s	2	S	S	S	2	2	S	s4	s OR On → On	Logical OR
ORI Section Section		Dn,d	1		9	-	d	d d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
DRI		#n,d	д -	-**00	d	-	d	d d	d	d	d	d	Р		-			Logical OR #n to destination
PEA	RI ⁴ B ;	#n,CCR	CCR =	====	-	-	-		-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
RESET	.RI ⁴ W i	#n,SR	SR =	====	-	-	-		-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL ROR W d d		S	-		-	-	S	s -	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	ESET		-		-	-	-		-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROX	OL BWL	Dx,Dy)y -	-**0*	е	-	-	- -	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXL ROXP W d d d d d d d d d	OR :	#n,Dy	Dy		d	-	-	- -	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR W d d			.		-	-	d	d d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
RDXR		Dx,Dy	Jy '	***0*	9	-	-	- -	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		#n,Dy	Dy		d	-	-		-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		d			-	-	d	d d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				====	-	ı	,	- -	-	-	-	,	i	,	-	1		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				====	-	1	-	- -	-	-	-	,	i	•	-	-		Return from subroutine and restore CCR
CAY CAY					-	-	-	- -	-	-	-	-	-		-	-		Return from subroutine
Scc B d d - d d d d d			·^	*U*U*	9	-	-	- -	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
STOP			/),-(Ax)			-	-			_		-		-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	cc B r	d	-		d	-	d	d d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
Dn,d					-	-	-	- -	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****	9									2	2	s4		Subtract binary (SUBI or SUBQ used when
					9	d⁴	d		d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
SUBQ * BWL #n,d ****** d Dy. Dx ****** e - - - - - - Dy. Dx Subtract source and e) destination SWAP W Dn -***00 d -						9		_		_		_		S	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			u			-	d		d	d	d	d	d	-	-			Subtract immediate from destination
SWAP W Dn					d	d	d	d d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
SWAP W Dn -**00 d - - - - - - - - - bits[5:0] Exchange the 16-bit hall TAS B d -**00 d - d d d d - - test d→CCR: 1→bit7 of d N and Z set to reflect d TRAP #n			·^	****	9	-	-	- -	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
TAS B d -**00 d -d d d d d d		-(Ay),-(Ax)	/),-(Ax)		-	-	-	- -	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
TRAP #n - - - - - S PC → (SSP):SR → (SSP): Push PC and SR, PC set (vector table entry) → PC (#n range: 0 to 15) TRAPV					u	-	-	- -		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
					d	-	d	d d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAPV	RAP	#n	1-		-	-	-	- -	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TCT DWI - * * 0.0						-	-	_	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
	ST BWL o			-**00	d	-	р	d d	d	d	d	d	р	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
					-		-		-				-				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BWL	s,d	s,d 2	XNZVC	Dn	An	(An)	n) (An	+ -(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test		
T	true	1	VC	overflow clear	!V		
F	false	0	VS	overflow set	V		
ΗI"	higher than	!(C + Z)	PL	plus	!N		
T2n	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO", CS"	lower than	C	LT	less than	(N ⊕ V)		
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$		
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
 - Long only; all others are byte only
- Assembler calculates offset
- not affected, O cleared, 1 set, U undefined

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: Fin	rst name:	Group:
----------------	-----------	--------

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L \$500E,2(A1)		
MOVE.W #80,(A0)+		
MOVE.B 75(A0,D2.L),-5(A1)		
MOVE.L #0,-3(A1,D0.W)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$46 + \$C9	8					
\$FF7F + \$0081	32					
\$FF7F + \$0080	16					

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$						
D2 = \$ D4 = \$						

r:11c			
FillScreen			

	Computer Architecture -	- EPITA - S4 - 2017/2018
GetRectangle		

	Computer Architecture -	- EPITA - S4 - 2017/2018
MoveSprite		