Key to Final Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $0000FFFF A0 = $00005000 PC = $00006000
D1 = $00000004 A1 = $00005008
D2 = $FFFFFB7 A2 = $00005010

$005000 54 AF 18 B9 E7 21 48 C0
$005008 C9 10 11 C8 D4 36 1F 88
$005010 13 79 01 80 42 1A 2D 49
```

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.w #145,d7
next1
            moveq.l #1,d1
            tst.b
                    d7
            bmi
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            cmp.b #-111,d7
                    next3
            ble
            moveq.l #2,d2
next3
            clr.l
                    d3
                    #$200,d0
            move.w
                    #1,d3
loop3
            addq.l
            subq.b
                    #2,d0
            bne
                    loop3
next4
            clr.l
            move.l #$12345,d0
            addq.l #1,d4
loop4
                    d0,loop4
                                   ; DBRA = DBF
            dbra
quit
            illegal
```

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

Structure of a bitmap:

Field	Size (bits)	Encoding	Description
WIDTH	16	Unsigned integer	Width of the bitmap in pixels
HEIGHT	16	Unsigned integer	Height of the bitmap in pixels
MATRIX	Variable	Bitmap	Dot matrix of the bitmap. If a bit is 0, the displayed pixel is black. If a bit is 1, the displayed pixel is white.

Structure of a sprite:

Field	Size (bits)	Encoding	Description
STATE	16	Unsigned integer	Current display state of the sprite
			Only two possible values: HIDE = 0 or SHOW = 1
X	16	Signed integer	Abscissa of the sprite
Y	16	Signed integer	Ordinate of the sprite
BITMAP1	32	Unsigned integer	Address of the first bitmap
BITMAP2	32	Unsigned integer	Address of the second bitmap

We assume that the size of the bitmap 1 is always equal to that of the bitmap 2.

Constants that are already defined:

VIDEO_START VIDEO_SIZE	equ equ	\$ffb500 (480*320/8)	; Starting address of the video memory ; Size in bytes of the video memory
WIDTH	equ	0	
HEIGHT	equ	2	
MATRIX	equ	4	
STATE	equ	0	
X	equ	2	
Υ	equ	4	
BITMAP1	equ	6	
BITMAP2	equ	10	
ПТРЕ	0.511	0	
HIDE	equ	0	
SHOW	equ	1	

Key to Final Exam S4

1. Write the **FillScreen** subroutine that fills the video memory with a 32-bit integer.

<u>Input</u>: **D0.L** = A 32-bit integer used to fill the video memory.

2. Write the **GetRectangle** subroutine that returns the coordinates of the rectangle that marks out the boundaries of a sprite.

Input: A0.L = Address of the sprite.

Outputs: **D1.W** = Abscissa of the top left corner of the sprite.

D2.W = Ordinate of the top left corner of the sprite.

D3.W = Abscissa of the bottom right corner of the sprite.

D4.W = Ordinate of the bottom right corner of the sprite.

3. Write the **MoveSprite** subroutine that moves a sprite in a relative way. If the new position of the sprite is off the screen, the sprite must remain still (the new position will be ignored).

<u>Inputs</u>: **A1.L** = Address of a sprite.

D1.W = Relative horizontal displacement in pixels (16-bit signed integers).

D2.W = Relative vertical displacement in pixels (16-bit signed integers).

Outputs: **D0.L** returns *false* (0) if the sprite has not moved (its new position was out of the screen).

D0.L returns *true* (1) if the sprite has moved.

To know if a sprite is out of the screen, you can call the **IsOutOfScreen** subroutine. We will assume that this subroutine has already been written (you do not have to write it).

<u>Inputs</u>: **A0.L** = Address of a bitmap.

D1.W = Abscissa of the bitmap in pixels (16-bit signed integer).

D2.W = Ordinate of the bitmap in pixels (16-bit signed integer).

Outputs: **Z** returns *false* (0) if the bitmap is not out of the screen.

Z returns *true* (1) if the bitmap is out of the screen.

Key to Final Exam S4 4/8

EAS	y68	K Quic	k Re	fer	er	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.со	m/EAS	y68	BK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*	е	7311	(MI)	-	(/111/	-	(iprin, nity	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0.0	В	-	-	-	_		-		-	-	-	-		
. nn /		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	2	S	S	S	S	S	S	2	S ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	s	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	д	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
			****	d	d		_		_	_	_	_	-		S		
ADDX	RMT	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	2	S	S	S	S	S	2	2	S ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	д	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR		u	\vdash	u	-	u	-	-	-	-	-	-	_	#n AND CCR → CCR	Logical AND immediate to CCR
	_			-	-	-		-							2		
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 .	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d '		-	-	d	d	d	d	d	d	d	_	-	_	ĭ X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BW3	address ²		-	<u> </u>	_	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
DUU	DW	auni.622		-	-	-	-	-	-	-	-	-	-	-	-		
				١.,	_		<u> </u>								_	address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	6,	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	_	-	s	D → bit number of d	clear the hit in d
BRA	BW3	address ²		u	\vdash	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
	_		*	-	-								_		-		
BSET	B L	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e1	-	ф	d	d	d	d	d	d	d	d	_	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď		ď	ď	ď	ď	ď	ď	d	ď	ď	,	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
DUIV	***		-*UUU	-	ļ-	_	_				_						
CHK	W	s,Dn		-	-	S	S	S	S	S	S	S	S	S	-	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$\mathbb{I} \to \mathbb{I}$	Clear destination to zero
CMP ⁴	BWL	s,Dn	_***	9	s ⁴	S	2	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	ď	d	d	d	-	-			Compare destination to #n
			_***	u	-	_	_				_		_		_		
CMPM ⁴	BWL	(Ay)+,(Ax)+		-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \Leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
EOR 4		Dn,d	-**00	-			d	_			q	d	-	-		On XOR d → d	
				9	-	d		d	d	d	_		-	-			Logical exclusive OR Dn to destination
	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	<u></u>	Rx,Ry		9	е	-	-	-	-	-	-	-	-	-	-	register ← → register	Exchange registers (32-bit only)
EXT	WI		-**00	-	-		-				-	-	-		H	Dn.B → Dn.W Dn.W → Dn.L	
	WL	Dn		d	-	-	_	-	-	-				-	-		Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	Ь	-	14 → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	1			-	-		-	_							-		Load effective address of s to An
	L	s,An		1	9	2	_	<u> </u>	S	S	2	S	S	2	_	↑s → An	
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
	<u>L</u> _		<u></u> _	L	L	<u>L</u> _	<u></u>	<u></u>	<u> </u>		L	<u></u>	<u></u>		L	SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X - 0	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	_	_	_	_	-	_	_	_	s	C - X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
Lun	W	d		-	_	d	d	d	d	d	d	d	_	_	-	□ → X	Logical shift d I bit left/right (.W only)
MOVE 4			-**00	Ŧ-	4	_	_	_			_		L-	-	l		
MOVE 4	BWL			-	S ⁴	9	9	9	9	В	9	В	S	2	s4	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	2	S	S	S	S	S	S	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
		SR,d		d	-	d	d	d	ď	d	ď	d	-	-	-	SR → d	Move Status Register to destination
MUAL	111			u	Ĺ.	u		u	-	-	-	-	-		Ĺ	USP → An	Move User Stack Pointer to An (Privileged)
	- 1	1160 1			1 1							-		-		LIINE -> An	I MOVE USER STACK POINTER TO AN (Privilened).
MOVE MOVE	L	USP,An		-	d	-	-	-	-	_	-		_		-		
	L BWL	An,42U An,uSP s,d	XNZVC	-	S	- (An)	- (An)+	- -(An)	- (i,An)	(i,An,Rn)	abs.W	abs.L	-	- (i.PC,Rn)	-	An → USP	Move An to User Stack Pointer (Privileged)

Opcode	Size	Operand	CCR	I	Effec	ctive	Addres	S S=S	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	'	
MOVEA⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM ⁴		Rn-Rn.d		-	-	Ь	-	ф	д	ф	Ь	Ь	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	s	-	S	S	S	S	S	S	_	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	ф	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	_	(i,An) → Dn(i+2,An)(i+4,A.	
MOVEQ ⁴		#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s.Dn	-**00	9	-	S	S	S	S	S	S	S	S	2	S		Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В.	d	*U*U*	d	_	ď	d	d	d	ď	q	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	_	d	****	d	_	d	d	d	d	d	ď	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	-	****	d	_	4	ď	d	ď	d	q	d	-	-	-	0 - d - X → d	Negate destination (2.5 complement)
NOP	DIVL	u		u	_	-	- u	-	-	-	- u	- u	-	-	-	None	No operation occurs
NOT	BWL	4	-**00	d	-	d	d	d	d	d	d	d	-	-	<u> </u>	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴	BWL		-**00	-	-		_		_		_				s ⁴	s OR On → On	Logical OR
ПК	DWL	Dn,d	00	9	-	S	s d	S	2	2	S	s d	2	2	5	Dn OR d → d	(DRI is used when source is #n)
nnı 4	DWI		-**00	9	-	d		d	d	d	d			-			
ORI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	2	#n DR d → d	Logical OR #n to destination
ORI 4	В	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	_	#n OR CCR → CCR	Logical OR #n to CCR
ORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	2	S	2	2	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-	C-	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	CX	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X 🕶 C	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	·	-	,	i	١	ı	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	ı	•	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	-(Ax) ₁₀ (Ay) ₁₀ - X →-(Ax) ₁₀	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's → d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s.Dn	****	9	S	S	S	S	S	S	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn.d		е	ď	ď	ď	d	ď	ď	ď	ď	-	-	_	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	d	d	d	d	d	ď	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	ď	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	e	u -	-	-	-	- u	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from
אטטטא	DWL	-(Ay),-(Ax)		-				9		_		_		_		$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Cay),-(Ax)	-**00	d	-	-	-	Е	-	-	-	_	-	-	_	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS			-**00	d	-	-	-	-	-	-	-	-	-	-	-		N and Z set to reflect d, bit7 of d set to 1
	В	d "		а	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TDIDU																(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	DIV.			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK	Burre.	An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
i l	BWL	s,d	XNZVC	Πn	IΔn	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	ahs I	(i,PC)	(i,PC,Rn)	#n	1	

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test				
T	true	1	VC	overflow clear	!V				
F	false	0	VS.	overflow set	٧				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
T2n	lower or same	C + Z	MI	minus	N				
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CS"	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

^{*} set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Last name:	First name:	Group.
Last manne.	I fist fiame.	Οιυμρ

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L \$500E,2(A1)	\$005008 C9 10 1F 88 13 79 1F 88	No change
MOVE.W #80,(A0)+	\$005000 00 50 18 B9 E7 21 48 C0	A0 = \$00005002
MOVE.B 75(A0,D2.L),-5(A1)	\$005000 54 AF 18 18 E7 21 48 C0	No change
MOVE.L #0,-3(A1,D0.W)	\$005000 54 AF 18 B9 00 00 00 00	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$46 + \$C9	8	\$0F	0	0	0	1
\$FF7F + \$0081	32	\$00010000	0	0	0	0
\$FF7F + \$0080	16	\$FFFF	1	0	0	0

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$00000001	D3 = \$00000080						
D2 = \$00000001	D4 = \$00002346						

Exercise 4

```
FillScreen movem.l d7/a0,-(a7)

lea VIDEO_START,a0
move.w #VIDEO_SIZE/4-1,d7

\loop move.l d0,(a0)+
dbra d7,\loop
movem.l (a7)+,d7/a0
rts
```

```
GetRectangle move.l a0,-(a7)

move.w X(a0),d1
move.w Y(a0),d2

movea.l BITMAP1(a0),a0

move.w WIDTH(a0),d3
add.w d1,d3
subq.w #1,d3

move.w HEIGHT(a0),d4
add.w d2,d4
subq.w #1,d4

movea.l (a7)+,a0
rts
```

```
MoveSprite
                    movem.l d1/d2/a0,-(a7)
                    add.w
                            X(a1),d1
                    add.w
                            Y(a1),d2
                    movea.l BITMAP1(a1),a0
                    jsr
                             IsOutOfScreen
                    beq
                             \false
                    move.w d1,X(a1)
                    move.w d2,Y(a1)
                    moveq.l #1,d0
\true
                    bra
                             \quit
\false
                    moveq.l #0,d0
\quit
                    movem.l (a7)+,d1/d2/a0
                    rts
```