# Additional Exam S3 Computer Architecture

**Duration: 45 min** 

Write answers only on the answer sheet.

## Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

## Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

## Exercise 3 (3 points)

Let us consider the following program:

```
Main
            move.l #$00BB00BB,d7
            moveq.l #1,d1
next1
                   d7
            tst.b
            bmi
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$FFFFFFF,d0
loop2
            addq.l #1,d2
            subq.b #1,d0
            bne
                    loop2
next3
            clr.l
                    d3
                    #$9999,d0
            move.w
loop3
            addq.l
                    #1,d3
                                  ; DBRA = DBF
                    d0,loop3
            dbra
            illegal
quit
```

Complete the table shown on the <u>answer sheet</u>.

Additional Exam S3

#### Exercise 4 (2 points)

Write the **IsCharError** subroutine that determines if a string that is not empty contains only digits. A string of characters ends with a null character. Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u>: **A0.L** points to a string that is not empty (i.e. that contains at least one character different from the null character).

Output: **D0.L** returns true (1) if the string contains at least one character that is not a digit.

**D0.L** returns false (0) if the string contains only digits.

#### Tips:

- If at least one character is lower than the '0' character, you should return true ( $\mathbf{D0.L} = 1$ ).
- If at least one character is higher than the '9' character, you should return true ( $\mathbf{D0.L} = 1$ ).

Additional Exam S3 2/6

EAS	Sy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effec	ctive	Addres	S=2	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	-	
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	9	•	-	-	•	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	S	S	S	S	2	S	S	S	s4	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,Ап		S	6	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	Ь	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ ⁴	BWL	#n,d	****	d	d	d	d	d	Ь	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S <sup>4</sup>	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	Д	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI <sup>4</sup>		#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>		#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL		Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	_	_	_	_	_	_	_	_	_	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
		d		-	-	d	d	d	ф	d	d	d	_	-	-	<b>□</b> □ □ X	Arithmetic shift ds 1 bit left/right (.W only)
Всс		address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
000		addi caa														address → PC	(8 or 16-bit ± offset to address)
BCHG	ΒL	Dn,d	*	e	-	d	d	d	р	d	д	d	-	-	_	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
00110		#n,d		ď	_	ď	ď	ď	ď	ď	ď	ď	_	_	S		invert the bit in d
BCLR		Dn,d	*	e	-	d	ď	d	Ч	ď	q	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
DULK		#n,d		ď		ď	ď	d	q	ď	ď	d	_	_		0 → bit number of d	clear the bit in d
BRA		address <sup>2</sup>		u	-	u	u	u	ш	-	u	u -	-	_	-		Branch always (8 or 16-bit ± offset to addr)
			*	-1	-	-	d	d	d	d	- d	d	-	-	-	address → PC	
BSET	ı – ı	Dn,d		d <sup>1</sup>	-	d	_		_	_		_		-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
non		#n,d		a.	-	d	d	d	d	d	d	d	-	-	_	1 → bit n of d	set the bit in d
BSR		address <sup>2</sup>	*_	-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST		Dn,d	*	e <sup>1</sup>	-	ď	ď	ď	ď	ď	ď	ď	ď	ď	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
01111		#n,d	4	ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK		s,Dn	-*UUU	9	-	S	S	S	S	S	S	S	S	2	2	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with 0 and upper bound (s)
CLR		d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero
CMP 4		s,Dn	-***	9	S4	S	S	S	2	S	S	S	S	S	s4	set CCR with Dn – s	Compare On to source
CMPA ⁴		s,An	-****	S	9	S	S	S	2	S	S	S	S	S	S		Compare An to source
CMPI ⁴		#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
DUID															_	if Dn <> -1 then addr →PC }	
SVID		s,Dn	-***0	9	-	S	S	S	2	S	2	S	S	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
DIVU		s,Dn	-***0	9	-	S	2	2	2	S	2	2	S	S	S		Dn= ( 16-bit remainder, 16-bit quotient )
EOR <sup>4</sup>		Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-		Dn XOR d → d	Logical exclusive OR On to destination
EORI ⁴		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination
EDRI ⁴		#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#_n$ XOR CCR $\rightarrow$ CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	6	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC→-(922)-←3P	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	Д	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	р	d	ф	d	d	d	-	$PC \rightarrow -(SP)$ ; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	$\overline{}$	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
LIIIIX		<i>m</i> , <i>n</i> ii														SP + #n → SP	(negative n to allocate space)
LSL	RWI	Dx,Dy	***0*	9	-	-	-	_	-	-	-	-	-	_	-		Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d		_	_		_	_	_	_	_		S	X T	Logical shift Dy, #n bits L/R (#n:1 to 8)
LUIV		#11,0y d		u -		d	d	d	d	d	d	d	_		2		Logical shift d I bit left/right (.W only)
MOVE 4		s,d	-**00		s <sup>4</sup>		_		_					-	s <sup>4</sup>	s → d	Move data from source to destination
MOVE			=====	9	2	8	9	9	9	9	8	9	2	2	-		Move data from source to destination  Move source to Condition Code Register
		s,CCR		S	-	S	S	S	2	S	S	S	S	S	S	s → CCR	
MOVE		s,SR	=====	2	-	S	S	S	2	S	S	2	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE		USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
		An,USP	100	-	2	-	-	-	-	-	-	-	- A. B.C.		-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

MUREAT   MIL, SAD   SANEYCO   No flow   Alba   Cland   Cland	Opcode Siz	ize	Operand	CCR		Effe	ctive	Addres	S=2 2	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MURP   MU   Bn-Rnd   Sn-Rnd   Sn-Rnd																		,
MURP   MU   Bn-Rnd   Sn-Rnd   Sn-Rnd	MOVEA <sup>4</sup> W	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
SR-R-R0	MOVEM⁴ W	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-		Move specified registers to/from memory
			s,Rn-Rn		-	-	S	S	-	2	S	s	S	2	S	-		(.W source is sign-extended to .L for Rn)
Chan   Dim	MOVEP W	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
MULS   W   s.Dn					d	-	-	-	-	S	-	-	-	-	-	-		(Access only even or odd addresses)
MULU   W   S.D.	MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S		Move sign extended 8-bit #n to Dn
MULU   W   S.Dn   -**00   e   s   s   s   s   s   s   s   s   s	MULS W			-**00	е	-	s	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NECD   Bull				-**00	е	-	S	_		S		S		S		_		Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEG   SWL		$\overline{}$		*U*U*	_	-	_	_										Negate BCD with eXtend, BCD result
NEEK   SWL   d				****	ф	-	ф	_	_	d		ф		-	-	-		Negate destination (2's complement)
NOP			_	****	d	-				-	_	-	_	-	-	-		Negate destination with eXtend
NOT					-	-	-	_	-	-	-	-	-	-	-	-		
DR   BWL   S.Dn		WI	Н	-**00	Н	-	Ч	Н	Н	Н	Н	Ч	Ч	-	-	-		Logical NOT destination (I's complement)
Dn				-**00	-	-	-	+			_			2	2	54		
DRI						_		1	I	ı				-	-			(ORI is used when source is #n)
DRI	DRI <sup>4</sup> BW			-**00	_	-	_		_	_				-	-			
DRI				=====	-	-	-	-	-	-	-	-	-	-	-			
PEA					-	-	-	-	_	-	-	-	_	_	-	_		
RESET ROIL BWL Dx.Dy		-			-	-			_						-			Push effective address of s onto stack
ROL		-	٥			-	_		_			-						Issue a hardware RESET (Privileged)
ROR		IMI	n., n.,		-	ŀ	-	_	-	-								Rotate Dy, Dx bits left/right (without X)
ROXL   BWL   Dx.Dy   ***0*   e   -   -   -			. ,	ľ		-	-		_	-			-		-		C	
ROXL   ROXP   RDXDy   ##,Dy   #**0*   e   -   -   -   -   -   -   -   -   -			,		u		4	1	4			1 1	٦		_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				***0*		1	u	u	u	u		u	u		-		X	Rotate Dy, Dx bits L/R, X used then updated
RTE																		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTE		- 1	,		-	_	ч	1	ч	ч	А	ч	Ч	_	_	-	X	Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		"	u		-	<del> </del>	-	_	_	_		_			_	_		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		$\dashv$				-										_		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		$\dashv$				-			_			$\overline{}$				_		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			n, n,	*[]*[]*	-	-	-		_							_		Subtract BCD source and eXtend bit from
Scc   B   d     d   -   d   d   d   d   d	3000	'		0 0	_	-	-									-	(γ*/ (γ*/ λ → (γ*/)   ηχ <sup>(0</sup> - ηλ <sup>(0</sup> - γ → ηχ <sup>(0</sup>	
STOP	Coo D	,	<u> </u>			ŀ	-		_								If no in true then I'm > d	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	300	'	u		u	-	l u	u u	u	l u	u	u	u	-	-	-	l	else d.B = 00000000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ernn	$\dashv$	#			⊢										_		
Dn.d					-	-	-	-		-								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	200 . IDM															2	l	
	CUDA 4 M				-	-	_	_	_	_						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****		- E				_						_		
SUBX         BWL         Dy.Dx         ******         e         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -					_	-	_	_				_				_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	d	d	_			_		_			_		Subtract quick immediate (#n range: 1 to 8)
SWAP         W         Dn         -**00         d         -         -         -         -         -         -         -         -         -         bits[5:0]         Exchange the 16-bit hall           TAS         B         d         -**00         d         -         d         d         d         d         -         -         test d→CCR; 1→bit7 of d         N and Z set to reflect d           TRAP         #n	ZDRY BA				9	-	-	-		-	-	-			-			
TAS         B         d         -**00         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d         d<	OWAD W	***	-(Ay),-(Ax)	++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		$\overline{}$			-	-	-			-	-		-	-	-	-		
		$\overline{}$			d	-	d	d	d	d	d	d	d		-	-		N and Z set to reflect d, bit7 of d set to 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	2		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d $\rightarrow$ CCR N and Z set to reflect d	TO LOC					_												
					-	-	-	-	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
		$\overline{}$			d	-	d	_	d	d	d	d	d	-	-			N and Z set to reflect destination
	UNLK		An	l	-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$ ; (SP)+ $\rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An) + -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BW	WL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )								
CC	Condition	Test	CC	Condition	Test				
T	true	1	VC	overflow clear	!V				
F	false	0	VS	overflow set	V				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
T2n	lower or same	C + Z	MI	minus	N				
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CS"	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend \* set according to operation's result, = set directly
  - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

Last name:	First name:	 Group:

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W #\$5000,-(A1)		
MOVE.W \$5000,-1(A1,D0.W)		
MOVE.W \$5000(PC),-2(A1)		

## Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$E2 + \$A8	8					
\$8000 + \$8000	16					

# Exercise 3

	of registers after the execution of the the 32-bit hexadecimal represent	1 0
<b>D1</b> = \$	<b>D2</b> = \$	<b>D3</b> = \$