# Key to Additional Exam S3 Computer Architecture

**Duration: 45 min** 

#### Write answers only on the answer sheet.

## Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$0001FFFF A0 = \$00005000 PC = \$00006000 D1 = \$10000002 A1 = \$00005008 D2 = \$FFFFFFE A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

## Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

## Exercise 3 (3 points)

Let us consider the following program:

```
Main
            move.l #$00BB00BB,d7
            moveq.l #1,d1
next1
                   d7
            tst.b
                    next2
            bmi
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$FFFFFFF,d0
loop2
            addq.l #1,d2
            subq.b #1,d0
                    loop2
            bne
next3
            clr.l
                    d3
            move.w
                    #$9999,d0
loop3
            addq.l
                    #1,d3
                                  ; DBRA = DBF
                    d0,loop3
            dbra
            illegal
quit
```

Complete the table shown on the answer sheet.

## Exercise 4 (2 points)

Write the **IsCharError** subroutine that determines if a string that is not empty contains only digits. A string of characters ends with a null character. Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

- <u>Input</u> : **A0.L** points to a string that is not empty (i.e. that contains at least one character different from the null character).
- <u>Output</u> : **D0.L** returns true (1) if the string contains at least one character that is not a digit. **D0.L** returns false (0) if the string contains only digits.

### Tips:

- If at least one character is lower than the '0' character, you should return true (D0.L = 1).
- If at least one character is higher than the '9' character, you should return true (D0.L = 1).

EAS	y68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effe	ctive	Addres	ss s=s	ource,	d=destina	tion, e	=eithe	r, i=dis	placemen	t	Operation	Description
-	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	· · ·	
ABCD	В	Dy,Dx -(Av) -(Av)	*U*U*	6	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to destination, BCD result
ADD <sup>4</sup>	BWL	s,Dn	****	6	S	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
ADDA Å		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	Dn+d→d	source is #n. Prevent ADDQ with #n.L)
AUUA .	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
AUUI *	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDU .	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	S	#n+d→d	Add quick immediate (#n range: 1 to 8)
AUUX	BWL	Uy,Ux		е	-	-	-	-	-	-	-	-	-	-	-	$U_{Y} + U_{X} + X \rightarrow U_{X}$	Add source and eXtend bit to destination
AND 4	DWI	-(Ay),-(AX)	_**00	-	-	-	-	e	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + \lambda \rightarrow -(Ax)$	Legical AND enumer to destinction
AND	DWL	S,UN Da d	00	e	-	s d	s	s d	s d	s	s d	s d	S	s	s	S ANU UN → UN	(AND) is used when source is #n)
ANDL 4	RWI	the d	-**00	e d	-	d	d	d	d	d	u d	d	-	-	-		(AND IS USED WHEN SUFCE IS #11)
ANDI 4	R	#11,0 #n CCP		u	-	u	u	u	u	u	u	u	-	-	2		Logical AND immediate to CCR
ANDI 4	W	#11,66K		-	-	-	-	-	-	-	-	-	-	-	5		Logical AND immediate to SB (Privileged)
ANDI	DWI	#11,3K	*****	-	-	-	-	-	-	-	-	-	-	-	8		Anithmetia shift Du bu Du bita laft (sisht
ASE	DWL	Ux,Uy #n Dv		L L L	-	-	-	-	-	-	-	-	-	-	-		Antimitetic shift by the bits 170 (#p.1 to 8).
MON	w	#11,Dy		- u		Ч	4	d	4	- H	h	d		-	-	└ <b>┕────┴</b> È┆	Arithmetic shift de 1 hit left/right (W only)
Bee	BW3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if on true then	Branch conditionally (cc table on back)
000		6001633														address -> PC	(8 nr 16-hit + nffset tn address)
BCHG	B I	Dn d	*	pl	-	Ч	Ь	Ь	Ч	Ь	Ь	Ь	-	-	-	NOT(hit number of d) $\rightarrow$ 7	Set 7 with state of specified hit in d then
00110	1.5	#n.d		ď	-	ď	d	ď	ď	d	d	d	-	-	s	NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
BCLR	ΒL	Dn.d	*	el	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ 7	Set 7 with state of specified bit in d then
Duch	5.	#n.d		d	-	ď	d	d	d	d	d	d	-	-	s	$\Pi \rightarrow \text{hit number of d}$	clear the bit in d
BRA	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address $\rightarrow$ PC	Branch always (8 nr 16-hit ± nffset to addr)
BSET	BL	Dn.d	*	el	-	d	d	d	d	d	d	d	-	-	-	NOT( hit n of d ) $\rightarrow$ 7	Set 7 with state of specified bit in d then
		#n.d		d	-	d	d	d	d	d	d	d	-	-	s	$1 \rightarrow \text{bit n of d}$	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ : address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	BL	Dn.d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ 7	Set Z with state of specified bit in d
		#n.d		d	-	d	d	d	d	d	d	d	d	d	s	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S	s	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D→d	Clear destination to zero
CMP <sup>4</sup>	BWL	s.Dn	-***	е	s <sup>4</sup>	s	S	S	S	S	S	s	S	S	s <sup>4</sup>	set CCR with Dn – s	Compare Dn to source
CMPA <sup>4</sup>	WL	s.An	_***	s	е	S	S	S	S	S	S	S	S	S	s	set CCR with An – s	Compare An to source
CMPI <sup>4</sup>	BWL	#n.d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM <sup>4</sup>	BWL	(Ay)+,(Ax)+	-***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 $\rightarrow$ Dn	Test condition, decrement and branch
																if Dn $\leftrightarrow$ -1 then addr $\rightarrow$ PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	s	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
EOR <sup>4</sup>	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	Dn XOR d → d	Logical exclusive DR Dn to destination
EORI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XOR d → d	Logical exclusive DR #n to destination
EORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register $\leftarrow  ightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); $\uparrow d \rightarrow$ PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ -(SP); SP $\rightarrow$ An;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)
MOVE <sup>4</sup>	BWL	s,d	-**00	е	s4	е	е	е	е	е	е	Е	S	S	s4	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

## Computer Architecture – EPITA – S3 – 2016/2017

|--|

Oncode	Size	Onerand	CCR		ffe	ctive	Addres	2=2 2	IIICCE.	d=destina	tinn e	eithe=	r. i=dis	nlacemen	t	Oneration	Description
apooud	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i.An)	(i.An.Rn)	abs.W	abs.L	(i,PC)	(i.PC.Rn)	#n		
MOVEA <sup>4</sup>	WL	s.An		s	е	S	S	S	S	S	S	S	S	S	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers $\rightarrow$ d	Move specified registers to/from memory
		s,Rn-Rn		-	-	s	s	-	s	s	s	s	s	s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	s	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d <sub>10</sub> - X 🗲 d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NDP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT( d ) → d	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s	s DR Dn → Dn	Logical OR
		Dn,d		В	-	d	d	d	d	d	d	d	-	-	-	Dn DR d $\rightarrow$ d	(ORI is used when source is #n)
ORI *	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
ORI *	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#_n \text{ OR CCR} \rightarrow \text{CCR}$	Logical OR #n to CCR
ORI *	W	#n,SR	====	-	-	-	-	-	-	-	-	-	-	-	S	$\#n \ OR \ SR \rightarrow SR$	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$T_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	e	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
RUK		#n,Uy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DOVI	W	0 D., D.,	***0*	-	-	۵	d	đ	đ	d	۵	d	-	-	-		Kotate d I-bit left/right (.W only)
	DWL	UX,UY #n Dv		e d	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, DX bits L/R, A used then updated Rotate Dy, #a bits loft (sight (#a, 1 to 9)
KUAK	w	#11,DY		u	-	4	-	4	- d	- d	4	d	-	-	5		Rotate dy, #11 bits iet/ right (#11: 1 to d) Rotate destination 1-bit left (right ( W only)
RTE	"	u		-	-	u	u	u	u	u	u	u		-		$\neg q \leftarrow +(q_2) \cdot q_2 \leftarrow +(q_2)$	Return from excention (Privileged)
RTR			=====	-	-	-		_	_	-	-	-		-		$(3P)_{+} \rightarrow CCP (3P)_{+} \rightarrow PC$	Return from subrouting and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dv Dv	*U*U*	p	-	-	-	-	-	-	-	-	-	-	-	$D_{X_{0}} - D_{Y_{0}} - X \rightarrow D_{Y_{0}}$	Subtract BCD source and eXtend hit from
0000		-(Av) -(Ax)		-	-	-	-	P	-	-	-	-	-	-	-	$-(Ax)_m(Ay)_m - X \rightarrow -(Ax)_m$	destination, BCD result
Sec	В	d		d	-	d	d	d	d	h	d	d	-	-	-	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
	-	-		-		-	-	-	-	-	-	-				else D's $\rightarrow$ d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR: STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s.Dn	****	е	s	S	S	S	S	s	S	S	S	s	s <sup>4</sup>	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		s	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI <sup>4</sup>	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	s	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) $ ightarrow$ PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ SP; (SP)+ $\rightarrow$ An	Remove local workspace from stack
	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, !NOT, ⊕ XOR; " Unsigned, " Alternate cc )							
CC	Condition	Test	CC	Condition	Test		
T	true	1	VC	overflow clear	IV.		
F	false	0	VS	overflow set	V		
HI≝	higher than	!(C + Z)	PL	plus	!N		
LS"	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO", CSª	lower than	С	LT	less than	(N ⊕ V)		
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]		
EQ	equal	Z	LE	less or equal	(N⊕V) + Z		
Revised by Peter Csaszar, Lawrence Tech University - 2004-2006							

- An Address register (16/32-bit, n=D-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination s
- Either source or destination B
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- î Effective address
  - Long only; all others are byte only

  - Assembler calculates offset
- 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes 4
  - Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

\* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

2

Key to Additional Exam S3 – Appendices

Last name: ...... First name: ...... Group: .....

# ANSWER SHEET TO BE HANDED IN

#### <u>Exercise 1</u>

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W #\$5000,-(A1)	\$005000 54 AF 18 B9 E7 21 <b>50 00</b>	A1 = \$00005006
MOVE.W \$5000,-1(A1,D0.W)	\$005000 54 AF 18 B9 E7 21 <b>54 AF</b>	No change
MOVE.W \$5000(PC),-2(A1)	\$005000 54 AF 18 B9 E7 21 <b>54 AF</b>	No change

#### Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$E2 + \$A8	8	\$8A	1	0	0	1
\$8000 + \$8000	16	\$0000	0	1	1	1

#### Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$00000001	D2 = \$000000FF	D3 = \$0000999A				

# Exercise\_4

IsCharError	move.l	a0,-(a7)
\loop	move.b beq	(a0)+,d0 \false
	cmpi.b blo	#'0',d0 \true
	cmpi.b bls	<b>#'9',d0</b> \loop
\true	moveq.l bra	#1, <mark>d0</mark> \quit
\false	moveq.l	#0,d0
\quit	move.l rts	(a7)+,a0