Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000 D1 = \$0000008 A1 = \$00005008 D2 = \$0000FFFA A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the **N**, **Z**, **V** and **C** flags.

Exercise 3 (3 points)

Write the **AlphaCount** subroutine that returns the number of alphanumeric characters in a string. A string of characters always ends with a null character (the value zero). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u> : **A0.L** points to a string whose number of alphanumeric characters is to be found.

<u>Output</u> : **D0.L** returns the number of alphanumeric characters in the given string.

Tips:

- An alphanumeric character is a letter (small or capital) or a digit (from 0 to 9).
- We assume that the three following subroutines are already written and that you can call them (they modify D0 only):
 - LowerCount returns in D0 the number of small letters in a string pointed to by A0.
 - **UpperCount** returns in **D0** the number of capital letters in a string pointed to by **A0**.
 - **DigitCount** returns in **D0** the number of digits in a string pointed to by **A0**.

Be careful. The AlphaCount subroutine must contain 10 lines of instructions at the most.

Exercise 4 (2 points)

Answer the questions on the <u>answer sheet</u>.

Exercise 5 (6 points) Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$520037f0,d7	
next1		d7 next2	
next2	moveq.l cmpi.l blo moveq.l	<pre>#\$ffffffff,d7 next3</pre>	
next3	clr.l		
loop3	addq.l subq.b bne	#\$66666666,d0 #1,d3 #2,d0 loop3	
next4	clr.l	d4 #\$66666666,d0	
loop4	addq.l dbra	#1,d4 d0,loop4	; DBRA = DBF
next5	move.l move.w swap tst.b beq swap	#\$ffff,d5 d5	
next6	move.l ror.b ror.w swap rol.l rol.l ror.w	d7,d6 #4,d6 #4,d6 d6 #8,d6 #4,d6 #8,d6	
quit	illegal		

Computer Architecture – EPITA – S3 – 2023/2024

Quie Operand s,d Dy,Dx -(Ay)(Ax) s,Dn Dn,d s,An #n,d #n,SR Dx,Dy #n,Q d address ² Dn,d #n,d	Image: Second	CCR	Dn e -	ffec	tive		SS S=S(ource, i	d=destina	ition, e	eithe=	r, i=dis (i,PC) - - s - s -	m/EAS placemen (i.PC,Rn) - - s - s - s	t #n -	$\frac{\mathbf{D}\mathbf{peration}}{\mathbf{D}\mathbf{y}_{10} + \mathbf{D}\mathbf{x}_{10} + \mathbf{X} \rightarrow \mathbf{D}\mathbf{x}_{10}}$	t © 2004-2007 By: Chuck Kelly Description Add BCD source and eXtend bit to destination, BCD result Add binary (ADDI or ADDQ is used when
s,d Dy,Dx -(Ay),-(Ax) s,Dn Dn,d s,An #n,d #n,d Dy,Dx -(Ay),-(Ax) s,Dn Dn,d #n,d #n,CCR #n,CCR #n,CCR #n,CCR #n,CCR #n,CCR #n,Dy d d ddress ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Dn,d #n,d	(IX) (IX)	NZVC U*U* **** **** **** ***00 ***00 ==== ****	Dn e e e s d d e e e e d - e e e e e e e	An - - d ⁴ e -	(An) - - - - - - - - - - - - - - - -	(An)+ - - S d - - - - - - S d	-(An) - e s d d d d - e s	(i,An) - - S d - - - -	(i,Ån,Rn) - S d S d d d d d	abs.W - s d s d d	abs.L - - d s d d	(i,PC) - - S - S -	(i,PC,Rn) - - s -	#n - - s ⁴	$\begin{array}{c} & \\ Dy_{10} + Dx_{10} + X \rightarrow Dx_{10} \\ -(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10} \end{array}$	Add BCD source and eXtend bit to destination, BCD result Add binary (ADDI or ADDQ is used when
Dy,Dx -(Ay),-(Ax) s,Dn Dn,d #n,d #n,d Dy,Dx -(Ay),-(Ax) y,Dx -(Ay),-(Ax) by,Dx -(Ay),-(Ax) by,Dx -(Ay),-(Ax) by,Dx -(Ay),-(Ax) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay) by,Cx -(Ay),-(Ay),-(Ay) by,Cx -(Ay),-(Ay),-(Ay) by,Cx -(Ay),-(Ay)	· · · · · · · · · · · · · · · · · · ·	U*U* **** **** **** ***00 ==== ****	e e s d d e e e e e e e e e d d - - e e	- s d ⁴ e	- s d s d d - - s d	- s d s d d - - s d	- e d s d d - e s	- s d s d d -	- S d S d d d	- - d s d d	- - d s d	- - - - - - - -	- - S -	- - s ⁴	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result Add binary (ADDI or ADDQ is used when
-(Ay)(Ax) s.Dn Dn,d s.An #n,d Dy,Dx -(Ay)(Ax) s.Dn Dn,d #n,CCR #n,CCR #n,CR bx,Dy d d ddress ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Dn,d #n,d)	**** **** **** ***00 ==== ****	- e e s d d e e e e e e d - - e e	d ⁴ e -	d s d d - - s d	d s d d - - s d	s d d - e s	d s d d - -	d s d d	s d s d d	d s d	- S -	S -		$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result Add binary (ADDI or ADDQ is used when
s,Dn s,An s,An #n,d Dy,Dx -(Ay)(Ax) s,Dn Dn,d #n,CCR #n,CCR #n,CR Dn,d #n,Dy d Dn,d #n,d Dn,d #n,d Dn,d #n,d Dn,d #n,d	* · · · · · · · · · · · · · · · · · · ·	 **** **** ***00 ==== ****	e s d d e e e d d - - e e c	d ⁴ e -	d s d d - - s d	d s d d - - s d	s d d - e s	d s d d - -	d s d d	s d s d d	d s d	- S -	S -			Add binary (ADDI or ADDQ is used when
Dn,d s,An #n,d Dy,Dx -(Ay)(Ax) s,Dn Dn,d #n,d #n,CCR #n,CCR #n,Dy d Dn,d #n,Dy d Dn,d #n,d Dn,d #n,d Dn,d #n,d Dn,d #n,d Address ²		**** **** ***00 ===== ==== ****	e s d d e e e d d - - e e c	d ⁴ e -	d s d d - - s d	d s d d - - s d	d s d d - e s	d s d d - -	d s d d	d s d d	d s d	- S -	-			
s,An #n,d Dy,Dx -(Ay),-(Ax) s,Dn Dn,d #n,d #n,CCR #n,CCR #n,SR Dx,Dy d ddress ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Adress ² Dn,d		**** **** ***00 ===== ==== ****	s d e e e d - - - - e e	e -	s d - - s d	s d - - s d	s d d - e s	s d d - -	s d d -	s d d	s d	s -			Dn + d → d	source is #n. Prevent ADDQ with #n.L)
#n,d #n,d Dy,Dx -(Ay)(Ax) s,Dn Dn,d #n,d #n,CCR #n,CCR #n,SR Dx,Dy #n,Dy d ddress ² Dn,d #n,d address ² Dn,d #n,d address ²		**** **** ***00 ===== ==== ****	d e - e d - - - e	-	d - - s d	d - - s d	d - e s	d d - -	d d -	d d	d	-	5		$s + An \rightarrow An$	Add address (.W sign-extended to .L)
#n,d -(Ay),-(Ax) s,Dn Dn,d #n,d #n,CCR #n,CCR #n,CV d Dx,Dy d ddress ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Adress ² Dn,d #n,d) === **	**** ***00 ***00 ===== ==== ****	d e e e d - - e	d - -	d - - s d	d - - s d	d - e s	d - -	d -	d	_	-				
Dy,Dx -(Ay),-(Ax) s,Dn d m,d #n,CCR #n,CCR #n,CCR #n,Dy d d ddress ² Dn,d #n,d Dn,d #n,d Dn,d #n,d M,d #n,d) 	**** **00 ===== ==== ****	e e d - - -	d - - - - - -	- - s d	- - s d	- E S	-	-	-	d		-	_	$\#n + d \rightarrow d$	Add immediate to destination
-(<u>Ay</u>)(<u>Ax</u>) s,Dn Dn,d #n,d #n,CCR #n,CCR #n,CCR #n,CV d address ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Adress ² Dn,d #n,d)	**00 **00 ==== ==== ****	- e d - - e		- s d	d	e s	-		-		-	-	S	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to 8)
s,Dn Dn,d #n,d #n,CCR #n,CCR #n,CV #n,Dy d address ² Dn,d #n,d Dn,d #n,d Dn,d #n,d		**00 ==== ****	e d - - e		s d	d	S		-		-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
Dn,d #n,CCR #n,CCR #n,CQ Dx,Dy #n,Dy d address ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Dn,d #n,d		**00 ==== ****	e d - - e		d	d		S		-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
#n,d #n,CCR #n,SR Dx,Dy #n,Dy address ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Dn,d #n,d		==== ==== ****	d - - 8	-			וסן		S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
#n,CCR #n,SR Dx,Dy #n,Dy d address ² Dn,d #n,d Dn,d #n,d Dn,d #n,d Dn,d #n,d		==== ==== ****	- - 8	-	d - -	d		d		d	d	-	-	-	Dn AND d \rightarrow d	(ANDI is used when source is #n)
#n,SR Dx,Dy #n,Dy address ² Dn,d #n,d Dn,d #n,d Dn,d Dn,d Mn,d		==== **** 	. 1	-	-		d	d	d	d	d	-	-		#n AND d \rightarrow d	Logical AND immediate to destination
Dx,Dy #n,Dy d ddress ² Dn,d Hn,d ddress ² Dn,d Address ² Dn,d		****	. 1	-	-	-	-	-	•	-	-	-	-		#n AND CCR \rightarrow CCR	Logical AND immediate to CCR
#n,Dy address ² Dn,d #n,d Dn,d #n,d address ² Dn,d #n,d			. 1	-	_	-	-	-	-	-	-	-	-	S	$\#n \text{ AND } SR \rightarrow SR$	Logical AND immediate to SR (Privileged)
d address ² m,d #n,d Dn,d #n,d address ² Dn,d #n,d			d -	_ !	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
address ² Dn,d #n,d Dn,d #n,d address ² Dn,d #n,d			-	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
Dn,d #n,d Dn,d #n,d address ² Dn,d #n,d			-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
#n,d Dn,d #n,d address ² Dn,d #n,d		_*	-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
#n,d Dn,d #n,d address ² Dn,d #n,d		_*													address $ ightarrow$ PC	(8 or 16-bit ± offset to address)
Dn,d #n,d address ² Dn,d #n,d			e'	-	d	d d	d	d	d	d	d	-	-	-	NOT(bit number of d) $ ightarrow$ Z	Set Z with state of specified bit in d then
#n,d address ² Dn,d #n,d			ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) $ ightarrow$ bit n of d	invert the bit in d
address ² Dn,d #n,d		-*	e	-	d	d d	d	d	d	d	d	-	-	-	NOT(bit number of d) $ ightarrow$ Z	Set Z with state of specified bit in d then
Dn,d #n,d			ď	-	d	d	d	d	d	d	d	-	-	S	0 $ ightarrow$ bit number of d	clear the bit in d
#n,d			-	-	-	-	-	-	-	-	-	-	-	-	address $ ightarrow$ PC	Branch always (8 or 16-bit ± offset to addr)
		_*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
11 7			d'	-	d	d	d	d	d	d	d	-	-	S	1 \rightarrow bit n of d	set the bit in d
address ²			-	-	-	-	-	-	-	-	-	-	-	-	PC \rightarrow -(SP); address \rightarrow PC	Branch to subroutine (8 or 16-bit ± offset)
Dn,d		_*	e	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
#n,d			d'	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) $ ightarrow$ Z	Leave the bit in d unchanged
s,Dn	- 1	*UUU	е	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
d	-0	0100	d	-	d	d	d	d	d	d	d	-	-	-	D→d	Clear destination to zero
s,Dn	- 1	****	е	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn – s	Compare Dn to source
s,An	- 1	****	8	е	S	s	S	8	S	S	S	S	S		set CCR with An – s	Compare An to source
#n,d	- :	****	d	-	d	d	d	d	d	d	d	-	-		set CCR with d - #n	Compare destination to #n
(Ay)+,(Ax)+)+ -:	****	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
Dn.addres ²			-	-	-	-	-	-	-	-	-	-	-	-		Test condition, decrement and branch
																(16-bit ± offset to address)
s,Dn	- 1	***0	е	-	S	s	S	s	S	s	S	S	S	S	±32bit Dn / ±16bit s \rightarrow ±Dn	Dn= (16-bit remainder, 16-bit quotient)
s,Dn		***0	e	-	S	s	S	S	S	S	S	s	S	2	32bit Dn / 16bit s \rightarrow Dn	Dn= [16-bit remainder, 16-bit quotient]
Dn,d		**00	e	-	d	d	d	d	d	d	d	-	-		Dn XOR d \rightarrow d	Logical exclusive OR Dn to destination
#n,d		**00	d	_	d	d	d	d	d	d	d	-	-		#n XDR d \rightarrow d	Logical exclusive OR #n to destination
#n,CCR		====	u	_	u	u	u	-	- -	u	u	_	_		#n XOR CCR \rightarrow CCR	Logical exclusive OR #n to CCR
#n,56k #n,SR	_	====	-	-	-	-	-	-		-	-	-	-		#IT XOR SR \rightarrow SR	Logical exclusive OR #n to SR (Privileged)
			-	-	-	-	-	-	-	-	-	-		S		
Rx,Ry		**00	8	B	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
Dn		**00	d	-	-	-	-	-	-	-	-	-	-	-		Sign extend (change .B to .W or .W to .L)
	_		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
d			-	-	d	-	-	d		d	d	d	d	-	$\exists \rightarrow PC$	Jump to effective address of destination
d			-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
			-	е	S	-	-	S	S	S	S	S	S	-		Load effective address of s to An
An,#n			-	-	-	-	-	-	-	-	-	-	-	-		Create local workspace on stack
															SP + #n → SP	(negative n to allocate space)
Dx,Dy	*	**0*	e	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
			d	-	-	-	-	-	-	-	-	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)
#n.Dy			-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.\ only)
#n.Dy d		**00	e	s ⁴	e	e	e	e	B	e	e	S	S	s ⁴	$s \rightarrow d$	Move data from source to destination
#n.Dy	≡	====	s	-	S	S	S	S	S	S	S	S	S			Move source to Condition Code Register
#n.Dy d	-	====	s	-	S	S	S	S	S	S	S	S	S			Move source to Status Register (Privileged)
#n,Dy d s,d s,CCR			d	-	d	d	d	d		d	d	-	-	-		Move Status Register to destination
#n,Dy d s,d s,CCR s,SR	==		-	h	-	-	-	-	-	-	-	-	-	-		Move User Stack Pointer to An (Privileged)
#n,Dy d s,d <u>s,CCR</u> s,SR SR,d			_		_			_		_	_	-	_	_		Move An to User Stack Pointer (Privileged)
#n,Dy d s,d s,CCR s,SR					- (Ап)	- (An)+	-(An)	(i An)	(i,An,Rn)	1 11/				#-		
s,An An,#	‡n ly Jy CR	≠n - ly *]y - .R ≡ 1 - .An -	¢n ly ***0* Dy -**00 CR ===== 2 ==== 1 An	#n - ly ***0* e dy - d - - e R ===== s R ===== s I d An -	#n - - ly ***0* e - Dy d - - -**00 e s ⁴ CR ===== s - 2 ===== s - 1 d - .An d -	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Midterm Exam S3 – Appendices

Computer Architecture – EPITA – S3 – 2023/2024
--

		• ·	000	-	- 17			-								<u>5 – 2023/2024</u>	
Opcode		Operand	CCR											placemen		Operation	Description
LIDUE JA	B₩L	s,d	XNZVC		An									(i,PC,Rn)			
MOVEA ⁴		s,An		S	e	S	S	S	S	S	S	S	S	S	S	$s \rightarrow An$	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers \rightarrow d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	8	-	$s \rightarrow Registers$	(.W source is sign-extended to .L for Rn)
MOVEP	₩L	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A.$	Move Dn to/from alternate memory bytes
Nour of		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴		#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-		#n → Dn	Mave sign extended 8-bit #n ta Dn
MULS		s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S		±16bit s * ±16bit Dn \rightarrow ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	E	-	S	S	S	S	S	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$0 - d_{10} - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG		d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	B₩L	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT		d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NDT(d) → d	Logical NDT destination (I's complement)
OR ⁴	B₩L	s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S	s ⁴	s OR Dn $ ightarrow$ Dn	Logical OR
		Dn,d		e	-	d	d	d	d	d	d	d	-	-	-	Dn OR d \rightarrow d	(ORI is used when source is #n)
ORI ⁴		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n OR d → d	Logical OR #n to destination
ORI ⁴		#n.CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	s	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	lssue a hardware RESET (Privileged)
ROL	B₩L	Dx,Dy	-**0*	e	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n.Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	└╞ <u>┌───</u> ┘┴╞╶	Rotate d 1-bit left/right (.W only)
ROXL	B₩L	Dx,Dy	***0*	e	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
RDXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	└╞─────└┝╏	Rotate destination 1-bit left/right (.W only)
RTE			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP) + \rightarrow CCR, (SP) + \rightarrow PC	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	$(SP) + \rightarrow PC$	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	e	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	B	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $ ightarrow$ d	If cc true then d.B = 11111111
																else D's $ ightarrow$ d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Mave #n ta SR, stap processor (Privileged)
SUB ⁴		s,Dn	****	e	S	S	s	S	S	S	S	s	S	s		$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
		Dn,d		E	d ⁴	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		S	e	S	S	S	S	S	S	S	S	s	S	An - s \rightarrow An	Subtract address (.W sign-extended to .L)
	BWL		****	d	-	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ ⁴	BWL		****	d	d	d d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	e	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
0007	5	-(Ay),-(Ax)		-	-	-	-	е	-	-	-	_	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	₩	Dn	-**00	d	-	-	-	-	-	-	-	-	-	_	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	B	d	-**00	d	-	d	d	d	d	d	d	d	-	_	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	_	_	S	$PC \rightarrow -(SSP);SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
INAI		<i>n</i> 11						_			_		-		`	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-		-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	Ч	-**00	- d	-	- d	- d	- d	- d	- d	- d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK	UNIL	An		<u> </u>	- d			- u	u	- U	U .	u	-	-		An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
UNLA	B₩L		XNZVC	- D-	a An	- (An)	-	- -(An)	_		- abe \#	-	-	- (i,PC,Rn)	- #-	אוו – און אר; עסר <i>ו</i> י און	iveniove local workspace from stack
	DWL	s,d	ANDVC	nu	АП	(40)	(AN)+	-(AN)	(I,Afi)	(LAILKII)	aus.W	aus.c	(1,66)	(1,66,1(1)	#1		

Cor	Condition Tests (+ OR, $!$ NDT, \oplus XOR; " Unsigned, " Alternate cc)									
CC	Condition	Test	CC	Condition	Test					
T	true	1	VC	overflow clear	1V					
F	false	0	VS	overflow set	٧					
HI	higher than	!(C + Z)	PL	plus	1N					
LSu	lower or same	C + Z	MI	minus	N					
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)					
LO ^u , CSª	lower than	C	LT	less than	(N ⊕ V)					
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]					
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z					

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An	Address register (16/32-bit, n=0-7)
Dn	Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, **d** Destination

BCD Binary Coded Decimal

Effective address

Either source or destination

#n Immediate data, i Displacement

Long only; all others are byte only

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

- **SR** Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, \equiv set directly
- not affected, O cleared, 1 set, U undefined

Assembler calculates offset Branch sizes: **.B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

s

e

↑

Z

3

4

Family name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.B #18,-(A1)		
MOVE.W \$500E,(A2)+		
MOVE.W #\$500E,2(A1)		
MOVE.B 7(A0),7(A1,D2.W)		
MOVE.L -4(A2),-6(A1,D1.L)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	Ν	Z	V	С
\$59 + \$A7	8					
\$FFFF + \$AAAA	16					
\$FFFF + \$0100	16					
\$76543210 + \$12345678	32					

<u>Exercise 3</u>

AlphaCount

Exercise 4

Question	Answer
Does the Dn addressing mode specify a memory location?	
What are the names of the supervisor and user stack pointers?	
If A7 = \$5004 just before an RTS, what is its new value just after the RTS?	
In what register are the flags located?	

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$	D 3 = \$	D5 = \$					
D 2 = \$	D4 = \$	D6 = \$					