Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000 D1 = \$0000008 A1 = \$00005008 D2 = \$0000FFFA A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the **N**, **Z**, **V** and **C** flags.

Exercise 3 (3 points)

Write the **AlphaCount** subroutine that returns the number of alphanumeric characters in a string. A string of characters always ends with a null character (the value zero). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u> : **A0.L** points to a string whose number of alphanumeric characters is to be found.

<u>Output</u> : **D0.L** returns the number of alphanumeric characters in the given string.

Tips:

- An alphanumeric character is a letter (small or capital) or a digit (from 0 to 9).
- We assume that the three following subroutines are already written and that you can call them (they modify D0 only):
 - LowerCount returns in D0 the number of small letters in a string pointed to by A0.
 - **UpperCount** returns in **D0** the number of capital letters in a string pointed to by **A0**.
 - **DigitCount** returns in **D0** the number of digits in a string pointed to by **A0**.

Be careful. The AlphaCount subroutine must contain 10 lines of instructions at the most.

Exercise 4 (2 points)

Answer the questions on the <u>answer sheet</u>.

Exercise 5 (6 points) Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$520037f0,d7			
next1	moveq.l tst.w beq moveq.l	#1,d1 d7 next2 #2,d1			
next2	moveq.l cmpi.l blo moveq.l	<pre>#1,d2 #\$fffffff,d7 next3 #2,d2</pre>			
next3	clr.l	d3			
loop3	addq.l subq.b bne	#\$66666666,00 #1,d3 #2,d0 loop3			
next4	clr.l	d4			
loop4	addq.l dbra	#1,d4 d0,loop4	;	DBRA = DBF	
next5	move.l move.w swap tst.b beq swap	d7,d5 #\$ffff,d5 d5 d5 next6 d5			
next6	move.l ror.b ror.w swap rol.l rol.l ror.w	d7,d6 #4,d6 #4,d6 d6 #8,d6 #4,d6 #8,d6			
quit	illegal				

Computer Architecture – EPITA – S3 – 2023/2024

EAS	ASv68K Quick Reference v1.8 http://www.wowawep.com/EASv68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Docode	Size	Onerand	CCR		Effe	ctive	Addres	S S=S	nurce	d=destina	tion e	=eithe	r i=dis	nlacemen	r t	Oneration	Description
-passe	RWI	ana naga	XNZVC	Dn	An	(An)	(An)+	-(An)	(i.An)	(i.An.Rn)	abs.W	abs.L	(i.PC)	(i.PC.Rn)	#n	-per unun	
ARCD	R	ο,α Πν Πχ	*U*U*	P		-	-	-	-	-	-	-	-	-	-	$\Pi_{V,n} + \Pi_{V,n} + X \rightarrow \Pi_{V,n}$	Add BCD source and eXtend bit to
11000		-(Av) - (Ax)		-	_	_	-	e	-	-	-	-	-	-	-	$-(\Delta y)_{in} + -(\Delta x)_{in} + \chi \rightarrow -(\Delta x)_{in}$	destination RCD result
∆NN ⁴	RWI	s Nn	****			~	6	5	5	9	ę	~	5	ę	5 4	(Ay) = (Ax) = (Ax)	Add hinary (ADD) or ADDD is used when
ADD		Dn d		P	<mark>4</mark>	h	h	h	d d	b	h	h	-	-	- L	ln + d → d	source is #n. Prevent ANND with #n.l.)
ADDA ⁴	WI	s An		6		с с	e	۵ د	- u - c	۰ و	e	e e		6	· ·	$s + \Lambda n \rightarrow \Lambda n$	Add address (W sign-extended to 1)
	RWI	#n d	****	h l	<u> </u>	h	<u>в</u>	h	d	h b	d d	<u>с</u> Н	-	-	0 6	4n + d → d	Add immediate to destination
	RWI	#11,0 #n.d	****	d	4	4	u d	u d	d	и Ь	d	-u -l	-	-	۵ ۲	#n + d → d	Add quick immediate (#p. cappe: 1 to 8)
	RWI	πη,u Dy Dy	****	u 	<u> </u>	u	u	u	u	u	u	u	_	_	3	$\frac{\pi n \cdot u}{\Gamma_{V} + \Gamma_{V} + Y} \rightarrow \Gamma_{V}$	Add gausso and offend bit to dostination
RUUN		-(Λν) -(Λν)		-				_		_	-		_		_	$ U_{Y} + U_{X} + A_{Y} \rangle = 0$	
	RWI	-(Ry),-(RA) n Dn	-**00	-		-	-	6	-	-	-		-	-	-4		Logical AND source to destination
AND		Dn d				4	4	h	d a	4 8	د h	h a	-	-	-		(ANDI is used when source is #n)
ANDI ⁴	RWI	#n.d	-**00	4	<u> </u> _	4	u d	u d	d	b b	d d	u d	-	-			Logical AND immediate to destination
	R	#11,0 #10 CCR	=====	- u	<u> </u> _				u -	- U	- u	-	-	-	۵ ۲		Logical AND immediate to CER
	W	#11,00K #n 90	=====				_	_			_	_	_		۵ 		Logical AND immediate to BBN
	DW/I	#11,01\ Dy Dy	****	-	<u> </u> -	-	-	-	-	-	-	-	-	-	8		Anithmetia shift Du bu Du bita loft (right
40L 490	DWL	υх,υγ # Πγ		н 1 1	1					-	-		-	-	-	╔╺┸┎────┥╹	Antimetic sint by by by bits left/right Acithmetic shift by #a bits I /R (#a-1 to 8)
ADI	W	н, оу Н		u -	1	-	-	-	-	ď	- d	-			-		Arithmetic shift ds 1 bit loft/right (W pply)
Ree	RW3	u addross ²		-	-	u	u	u	u	u	u	u	-	-	-	if an true than	Branch canditionally (as table on back)
066	un	9001.622		-	-	-	-	-	-	-	-	-	-	-	-		(8 on 16-bit + offeet to address)
Drur	DI	Ded	*		-	4	4	4	4	4	٩	4					$(0 \text{ of } 10^{-}\text{ of } 2^{-}\text{ of } 382110 \text{ dual } 283)$
06110	υι	Ull,u #n.d		비	1	4	u d	u d	u d	u d	u d	u d		-	-	NOT(bit a of d) -> bit a of d	invest the bit is d
סרוס	01	#II,U Dr.d	*		<u> </u> -	u d	u d	u d	u d	u d	u d	u d	-	-	2		Set 7 with state of eposified bit in d then
OLLN	0 L	UII,U #n.d		E J	[L L L	u d	u d	u d	u d	u d	u A	-	-	-	$\begin{bmatrix} N \cup I(U) & I(U) & U(U) \\ I(U) & I(U) & I(U) & I(U) \\ I(U) & I(U) & I(U) & I(U) \\ I(U) & I(U) & I(U) & I(U) & I(U) \\ I(U) & I(U) & I(U) & I(U) & I(U) \\ I(U) & I(U) & I(U) & I(U) & I(U) \\ I(U) & I(U) \\ I(U) & I($	aloop the bit in d
001	Dw3	#11,U = d d == == 2		U	-	u	U	U	u	U	u	U	-	-	8	ע → סוג העוווספרי סר מ	Great the bit in the second state and a second stat
DRET	Б₩ ⁻	address-	*	-		-	-	-	-	-	-	-	-	-	-	address → PL	Branch always (8 or 16-bit ± offset to ador)
ושנם	נים	UN,a #_ J		e IL	-					D	D L		-	-	-		Set 2 with state of specified bit in a then
000	пw3	#11,U		U	-	U	U	U	u	U	u	U	-	-	8		
вэк	BW-	address-	+	-	-	-	-	-	-	-	-	-	-	-	-	$PL \rightarrow -(\Delta P); address \rightarrow PL$	Branch to Subroutine (8 or 16-bit ± ottset)
8121	ВL	Un,d #1	^_	E'	-			D	D	D	D		D	D	-	NUI(bit Un of d) $\rightarrow L$	Set Z with state of specified bit in d
	147	#n,a	* F T T T T T	0	-	0	0	٥	0	۵	٥	0		۵	S		
UHK	W	s,Un	-^000	e	-	S	S	S	S	S	S	S	S	S	S	If Un <u or="" un="">s then IKAP</u>	Compare Un with U and upper bound [s]
ULK DVD 4	RMF	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-		Glear destination to zero
	BML	s,Un	_ * * * *	e	S	S	S	S	S	S	S	S	S	S	S	set CCK with Un – s	Compare Un to source
LMPA *	WL	s,An	_****	8	e	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI *	BML	#n,d	_****	d	-	d	d	d	d	d	d	d	-	-	S	set CCK with d - #n	L'ompare destination to #n
CMPM *	RMF	(Ay)+,(Ax)+	_****	-	-	-	e	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DRcc	W	Un,addres ⁴		-	-	-	-	-	-	-	-	-	-	-	-	it cc talse then { Un-1 \rightarrow Un	lest condition, decrement and branch
																if Un \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***()	e	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Un= [16-bit remainder, 16-bit quotient]
	W	s,Dn	-***0	B	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
EDR 4	BWL	Dn,d	-**00	B	-	d	d	d	d	d	d	d	-	-	5 ⁴	Dn XOR d \rightarrow d	Logical exclusive OR Dn to destination
EDRI 4	B₩L	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XOR d → d	Logical exclusive DR #n to destination
EORI ⁴	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
eori ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		e	e	-	-	-	-	-	-	-	-	-	-	register $\leftarrow ightarrow$ register	Exchange registers (32-bit only)
EXT	₩L	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	1d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	s	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An;	Create local workspace on stack
																$SP + #n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx.Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X-1	Logical shift Dy, Dx bits left/right
LSR		#n.Dy		d	-	-	-	-	-	-	-	-	-	-	s	└╺┶┶────┥──	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	□→□□→□	Logical shift d I bit left/right (.W only)
MOVE ⁴	B₩L	s,d	-**00	e	s ⁴	е	е	e	e	e	e	е	S	S	s ⁴	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	s	s	S	S	S	s	S	S	$s \rightarrow CCR$	Move source to Condition Code Reaister
MOVE	W	s,SR	=====	S	-	S	S	S	s	S	S	S	s	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
MOVE		USP.An		-	Ы	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privilened)
	-	An,USP		-	5	-	-	-	-	-	-	-	-	-	-	$A_{\Pi} \rightarrow USP$	Move An to User Stack Pointer (Privileged)
	B₩L	s.d	XNZVC	Dn	Ап	(An)	(Ап)+	-(Ап)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#п	-	
				ı	1		, <i>,</i>									1	L

Key to Midterm Exam S3 – Appendices

<u> </u>	A 1		00	0000 /000 4
Computer	Archifecture –	EPITA –	S3 -	2023/2024
oompater .	. In childe courte		00	

Oncode	Sizo	Onorand	CCR	F	ffor	tive /	Addros	0 0-01		d–daetina	tinn o-	-oitho	n i-die	alacaman	+	Anoration	Negariation
opcoue	BWI	e yer en no	XNZVC	n n	Δn	.(Δn)		-(An)	luius, (i∆n)	u−uestinia (i∆n Rn)	ahs W	ahe l	(; PC)	(i PC Rn)	ι #n	орегации	Deach phon
ΜΠVFΔ ⁴	WI	s An		511	P	vy 5	5	(111) S	5	5	2000	5	(i,i u) S	5	8	s → An	Move source to An (MOVE's An use MOVEA)
MITVEM ⁴	WI	Rn-Rn d		-	-	h	-	h	h	h	- h	h	-	-	-	Registers $\rightarrow d$	Move specified registers to/from memory
		s.Rn-Rn		-	-	s	s	-	s	s	s	s	S	s	-	$s \rightarrow Registers$	(.W source is sion-extended to .L for Rn)
MOVEP	WL	Dn.(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (iAn)(i+2An)(i+4A)$	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A)$	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Mave sign extended 8-bit #n ta Dn
MULS	₩	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	e	-	S	s	8	8	S	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	B₩L	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP				I	-	1	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	B₩L	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NDT(d) → d	Logical NOT destination (I's complement)
OR ⁴	B₩L	s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S	s ⁴	s OR Dn → Dn	Logical OR
,		Dn,d		e	-	d	d	d	d	d	d	d	-	-	-	Dn OR d \rightarrow d	(ORI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
ORI 4	В	#n.CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR \rightarrow CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#_{n} \text{ OR SR} \rightarrow \text{SR}$	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	(¶2)- ← z	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	lssue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	E	-	-	-	-	-	-	-	-	-	-	-	: ◄-└────◀	Rotate Dy, Dx bits left/right (without X)
нпк		#n,Uy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Uy, #n bits left/right (#n: 1 to 8)
	W	d	+++0+	-	-	d	d	d	d	d	d	d	-	-	-		Kotate d 1-bit lett/ right (.W only)
KUXL	RMT	UX,UY #_п	^^^\^	E	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/K, X used then updated
KUXK	147	#п,Uy Ч		0	-	-	-	-	- 4	- 4	-	- 4	-	-	S		Kotate Vy, #n bits left/right (#n: 1 to 8) Detete destination (bit left (sight (W ask))
атс	44	U		-	-	u	u	u	u	u	u	u	-	-	-		Rutate destination r-bit left/ Fight (.w dilly)
מדס			=====	-	-	-	-	-	-	-	-	-	-	-	-		Return from subsouting and restors CCP
				-	-	-	-	-	-	-	-	-	-	-	-	(3F)+ -> CGN, (3F)+ -> FG (3F)+ -> CF	Return from subrouting
SBCD	B	ΠνΠν	*U*U*	-	_	-	_	-	_	_	_	_	_	_	-	$\begin{array}{c} (0) & \mathbf{y} \\ \Pi \mathbf{y}_{0} & \mathbf{y} \\ \Pi \mathbf{y}_{0} & \mathbf{y} \\ \Pi \mathbf{y}_{0} & \mathbf{y} \\ \end{array}$	Subtract BCD source and eXtend bit from
0000		$-(\Delta v) - (\Delta v)$		-	_	-	_		-	_	-	_	-	_	-	$ \nabla (- \nabla y - X \rightarrow -(A_X) - X \rightarrow -(A_X$	destination RCD result
See	B	d.		Ь	-	Ь	Ь	4 h	Ь	Ь	Ч	Ь	-	_	-		If controls then $dB = 111111111$
000		u				u	u u	u	u	u	u	u				else $\Pi' s \rightarrow d$	
STOP		#n	=====	-	-	-	-	-	-	-	-	_	-	-	ę	$\#_n \rightarrow SR \cdot STDP$	Maye #a ta SR stan processor (Privileged)
SUB 4	BWI	s Nn	****	E	S	5	s	5	5	s	5	5	5	5	5 ⁴	nn > an, anan Nn - s → Nn	Subtract binary (SUBL or SUBD used when
000	0,72	Dn d		E	d4	h	h	h	h	h	h	ď	-	-	-	d - Nn → d	source is $\#_0$ Prevent SUBD with $\#_0(1)$
SUBA ⁴	WI	s.An		5	-	5	5	5	5	5	8	5	8	8	5	An - s \rightarrow An	Subtract address (W sion-extended to .1)
SUBI 4	BWL	#n.d	****	d	-	d	d	d	d	d	d		-	-	S	d - #n → d	Subtract immediate from destination
SUBQ ⁴	BWL	#n.d	*****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dv.Dx	****	e	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	₩	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	B₩L	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $ ightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An $ ightarrow$ SP; (SP)+ $ ightarrow$ An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, $!$ NDT, \oplus XDR; " Unsigned, " Alternate cc)									
CC	Condition	ndition Test cc Condition		Condition	Test					
T	true	1	VC	overflow clear	1V					
F	false	0	VS	overflow set	V					
HI	higher than	!(C + Z)	PL	plus	1N					
LSu	lower or same	C + Z	MI	minus	N					
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)					
LO ^U , CSª	lower than	C	LT	less than	(N ⊕ V)					
NE	not equal	! Z	GT	greater than	![(N ⊕ V) + Z]					
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z					

An	Address register (16/32-bit, n=0-7)
Dn	Data register (8/16/32-bit, n=0-7)

Rn any data or address register

BCD Binary Coded Decimal

Effective address

Source, **d** Destination

Either source or destination

#n Immediate data, i Displacement

Long only; all others are byte only

I=0-7) SSP Supervisor Stack Pointer (32-bit)

- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Canditian Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, \equiv set directly
 - not affected, O cleared, 1 set, U undefined
- Assembler calculates offset Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

s

e

↑

Z

3

4

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

Family name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.B #18,-(A1)	\$005000 54 AF 18 B9 E7 21 48 12	A1 = \$00005007
MOVE.W \$500E,(A2)+	\$005010 IF 88 01 80 42 1A 2D 49	A2 = \$00005012
MOVE.W #\$500E,2(A1)	\$005008 C9 10 50 OE D4 36 1F 88	No change
MOVE.B 7(A0),7(A1,D2.W)	\$005008 C9 C0 11 C8 D4 36 1F 88	No change
MOVE.L -4(A2),-6(A1,D1.L)	\$005008 C9 10 D4 36 1F 88 1F 88	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	Ν	Z	V	С
\$59 + \$A7	8	\$00	0	1	0	1
\$FFFF + \$AAAA	16	\$AAA9	1	0	0	1
\$FFFF + \$0100	16	\$00FF	0	0	0	1
\$76543210 + \$12345678	32	\$8888888	1	0	1	0

<u>Exercise 3</u>

```
AlphaCount jsr LowerCount
move.l d0,-(a7)
jsr UpperCount
add.l d0,(a7)
jsr DigitCount
add.l (a7)+,d0
rts
```

Exercise 4

Question	Answer
Does the Dn addressing mode specify a memory location?	No
What are the names of the supervisor and user stack pointers?	USP and SSP
If A7 = \$5004 just before an RTS, what is its new value just after the RTS?	\$5008
In what register are the flags located?	CCR (or SR)

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
D1 = \$0000002	D3 = \$00000033	D5 = \$FFFF5200						
D2 = \$00000001	D4 = \$00006667	D6 = \$0520370F						