# Key to Midterm Exam S3 Computer Architecture 

Duration: $\mathbf{1} \mathbf{h r} 30 \mathrm{~min}$
Write answers only on the answer sheet.

## Exercise 1 (5 points)

Complete the table shown on the answer sheet. Write down the new values of the registers (except the PC) and memory that are modified by the instructions. Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.

Initial values:
D0 $=\$$ FFFF0005 A0 $=\$ 00005000 \quad$ PC $=\$ 00006000$

## Exercise 2 (4 points)

Complete the table shown on the answer sheet. Give the result of the additions and the values of the $\mathbf{N}, \mathbf{Z}$, $\mathbf{V}$ and $\mathbf{C}$ flags.

## Exercise 3 (3 points)

Write the AlphaCount subroutine that returns the number of alphanumeric characters in a string. A string of characters always ends with a null character (the value zero). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.
Input : A0.L points to a string whose number of alphanumeric characters is to be found.
Output : D0.L returns the number of alphanumeric characters in the given string.

## Tips:

- An alphanumeric character is a letter (small or capital) or a digit (from 0 to 9 ).
- We assume that the three following subroutines are already written and that you can call them (they modify D0 only):
- LowerCount returns in D0 the number of small letters in a string pointed to by A0.
- UpperCount returns in D0 the number of capital letters in a string pointed to by A0.
- DigitCount returns in D0 the number of digits in a string pointed to by A0.

Be careful. The AlphaCount subroutine must contain 10 lines of instructions at the most.

## Exercise 4 (2 points)

Answer the questions on the answer sheet.

## Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main move.l #$520037f0,d7
next1 moveq.l #1,d1
    tst.w d7
    beq next2
    moveq.l #2,d1
next2 moveq.l #1,d2
    cmpi.l #$ffffffff,d7
    blo next3
    moveq.l #2,d2
next3 clr.l d3
    move.l #$66666666,d0
loop3 addq.l #1,d3
    subq.b #2,d0
    bne loop3
next4 clr.l d4
    move.l #$66666666,d0
loop4 addq.l #1,d4
    dbra d0,loop4 ; DBRA = DBF
next5 move.l d7,d5
    move.w #$ffff,d5
    swap d5
    tst.b d5
    beq next6
    swap d5
next6 move.l d7,d6
    ror.b #4,d6
    ror.w #4,d6
    swap d6
    rol.l #8,d6
    rol.l #4,d6
    ror.w #8,d6
quit
    illegal
```

Computer Architecture－EPITA－S3－2023／2024
EASy68K Quick Reference v1．8 http：／／www．wowgwep．com／EASy68K．htm Copyright © 2004－2007 By：Chuck Kelly

| Dpcade | Size | Dperand | CLR | Effective Address s＝snurce， d ＝destination， $\mathrm{e}=$ erither， i idisplacement |  |  |  |  |  |  |  |  |  |  |  | Iperatian | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s，d | xnzvC | Dn | An ${ }^{\text {（ }}$ | （An） | （An）+ | －（An） | （i，An） | （i．An．Rn） | abs．W | abs．L | （i．PC） | （i．PC，Rn） | \＃n |  |  |
| ABCD | B | $\begin{aligned} & \text { Dy. Dx } \\ & -(A y)-(A x) \end{aligned}$ | ${ }^{*} \mathrm{U}^{*} \mathrm{U}^{*}$ | e |  |  | － | － | － | － |  | － | － | － |  | $\begin{aligned} & \mathrm{Dy}_{10}+\mathrm{Dx}_{\mathrm{x}_{10}}+\mathrm{X} \rightarrow \mathrm{Dx}_{10} \\ & -(\mathrm{Ay})_{10}+-(\mathrm{Ax})_{10}+\mathrm{X} \rightarrow-(\mathrm{Ax})_{10} \end{aligned}$ | Add BCD source and eXtend bit to destination， BCD result |
| ADD ${ }^{4}$ | BWL | $\begin{aligned} & \text { s,Dn } \\ & \text { Dn,d } \end{aligned}$ | ＊＊＊＊＊ | $\begin{array}{r} \mathrm{e} \\ \mathrm{e} \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \mathrm{s} \\ \mathrm{~d}^{4} \end{array}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | s | $\mathrm{s}^{4}$ | $\begin{aligned} & \mathrm{s}+\mathrm{Dn}_{\mathrm{n}} \rightarrow \mathrm{Dn}_{n} \\ & \mathrm{D}_{\mathrm{n}}+\mathrm{d} \rightarrow \mathrm{~d} \end{aligned}$ | Add binary（ADDI or ADDC is used when source is \＃n．Prevent ADDC with \＃n．L） |
| ADDA $^{4}$ | WL | s．An | －－－－－ | s | e | s | s | s | s | s | s | $s$ | $s$ | $s$ | s | $\mathrm{s}+\mathrm{An} \rightarrow \mathrm{An}$ | Add address（．W sign－extended to ．L） |
| $\mathrm{ADOL}^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | s | $\# \mathrm{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add immediate ta destination |
| $\mathrm{ADDO}^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | d | d | d | d | d | d | d | d | － | － | s | $\# \mathrm{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add quick immediate（\＃п range：I to 8） |
| ADDX | BWL | Dy．Dx $-(A y)-(A x)$ | ＊＊＊＊＊ | － | － |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & D y+D x+X \rightarrow D x \\ & -(A y)+-(A x)+X \rightarrow-(A x) \end{aligned}$ | Add source and eXtend bit to destination |
| $\mathrm{AND}^{4}$ | BWL | $\begin{aligned} & \hline \text { s, Dn } \\ & \text { Dn,d } \\ & \hline \end{aligned}$ | ＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{e} \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | d | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | s | $\begin{array}{\|l\|} \hline \mathrm{s}^{4} \\ \hline \end{array}$ | $\begin{aligned} & \text { s AND Dn } \rightarrow \mathrm{D}_{\mathrm{n}} \\ & \mathrm{Dn}_{\mathrm{n}} \text { NND } \mathrm{d} \rightarrow \mathrm{~d} \end{aligned}$ | Lagical AND source to destination （ANDI is used when source is \＃n） |
| $\mathrm{ANDI}^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | $s$ | \＃п ANDd $\rightarrow$ d | Logical AND immediate to destination |
| $\mathrm{ANOI}^{4}$ | B | \＃n，CCR | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － |  | s | \＃n AND CLR $\rightarrow$ CLR | Lagical AND immediate to ГСR |
| $\mathrm{ANOL}^{4}$ | W | \＃n．SR | 三\＃\＃ |  |  | － | － | － | － | － | － | － | － |  | s | \＃n AND SR $\rightarrow$ SR | Logical AND immediate to SR（Privileged） |
| $\begin{aligned} & \text { ASL } \\ & \text { ASR } \end{aligned}$ | $\begin{gathered} \text { BWL } \\ W \\ \hline \end{gathered}$ | $\begin{array}{\|l\|l} \hline \text { Dx.Dy } \\ \# n, D y \\ \text { d } \\ \hline \end{array}$ | ＊＊＊＊＊ | $\begin{aligned} & e \\ & d \end{aligned}$ | － | $d$ | $\mathrm{d}$ | $\mathrm{d}$ | $d$ | $\mathrm{d}$ | $\mathrm{d}$ | $\mathrm{d}$ |  | － | － |  | Arithmetic shift Dy by Dx bits left／right Arithmetic shift Dy \＃n bits L／R（\＃п：I to 8） Arithmetic shift ds I bit left／right（．W anly） |
| Bcc | 8W ${ }^{3}$ | address $^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | if cc true then address $\rightarrow$ РГ | Branch conditionally（cc table an back） （8 a 16 l－$-\mathrm{it} \pm$ affset to address） |
| ВСНГ | B L | $\begin{aligned} & \text { Dn,d } \\ & \# n, \mathrm{~d} \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{e} \\ & \mathrm{e}^{\prime} \\ & \mathrm{d}^{\prime} \end{aligned}$ | . | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & d \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $d$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  | － | $5$ | $\begin{aligned} & \text { NDT(bit пumber of d) } \rightarrow \text { z } \\ & \text { NIT(bit п af d) } \rightarrow \text { bit } \pi \text { afd } \end{aligned}$ | Set $Z$ with state of specified bit in $d$ then invert the bit ind |
| BLIR | B L | Dn，d \＃n，d |  | $\begin{aligned} & \mathrm{e}^{\prime} \\ & \mathrm{d}^{\prime} \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & d \\ & d \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | － |  |  | $\begin{aligned} & \text { NOT(bit number of d) } \rightarrow Z \\ & \square \rightarrow \text { bit number of } d \end{aligned}$ | Set $Z$ with state of specified bit in d then clear the bit in d |
| BRA | BW ${ }^{3}$ | address $^{2}$ |  |  |  |  |  | － |  | － |  |  |  |  |  | address $\rightarrow$ 饥 | Branch always（8 ar IG－bit $\pm$ affset ta addr） |
| BSET | B L | Dn，d \＃n，d | －－＊－－ | $\begin{array}{l\|} \hline \mathrm{e} \\ \mathrm{~d}^{\prime} \end{array}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{a} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | － | － | $\mathrm{s}$ | $\begin{aligned} & \text { NOT( bit n of d) } \rightarrow \text { Z } \\ & i \rightarrow \text { bit n of } d \end{aligned}$ | Set $Z$ with state of specified bit in $d$ then set the bit in d |
| BSR | BW ${ }^{3}$ | address $^{2}$ | －－－－－ | － | － | － | － | － | － | － |  |  | － | － | － | 叩 $\rightarrow$－（SP）；address $\rightarrow$ Pए | Branch to subroutine（8ar 16 －bit $\pm$ affset） |
| BTST | B L | $\begin{aligned} & \text { Dn,d } \\ & \# n, d \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { e } \\ d^{1} \end{array}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $s$ | NDT（ bit D п ofd $) \rightarrow$ Z <br> NOT（bit \＃n of d）$\rightarrow$ Z | Set $Z$ with state of specified bit in $d$ Leave the bit in d unchanged |
| CHK | W | s．Dn | －＊UUU | e | － | s | $s$ | s | $\varepsilon$ | $s$ | $s$ | $\varepsilon$ | $s$ | $s$ | s |  | Compare Dn with \ and upper bound［s］ |
| CLR | BWL | d | －0100 | d | － | d | d | d | d | d | d | d | － | － | － | $\square \rightarrow$ d | Clear destination to zero |
| CMP $^{4}$ | BWL | s．Dn | －＊＊ | e | $\mathrm{s}^{4}$ | $s$ | $s$ | s | s | $s$ | $s$ | $s$ | s | $s$ | $\mathrm{s}^{4}$ | set CLR with Dn－s | Сотраге Dn to saurce |
| CMPA ${ }^{\text {a }}$ | WL | s，Aп | －＊＊＊＊ | s | E | s | $s$ | s | s | s | s | s | s | $s$ | s | set LCR with An－s | Сопраге An to suurce |
| CMPI ${ }^{4}$ | BWL | \＃n，d | －＊＊＊＊ | d |  | d | d | d | d | d | d | d |  |  | s | set LCR with d－\＃n | Спmpare destination ta \＃п |
| CMPM $^{4}$ | BWL | （Ay）+ （Ax）+ | －＊＊＊＊ | － | － | － | E | － | － | － | － | － | － | － | － | set CLR with（Ax）－（Ay） | Campare（Ax）to（Ay）：Increment Ax and Ay |
| DBcc | W | Dn，addres ${ }^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － |  | Test condition，decrement and branch （IF－bit $\pm$ affset to address） |
| DIVS | W | s．Dn | ＊ | ， | － | $s$ | s | s | s | s | $s$ | s | s | $s$ | s |  | Dn＝［ IG－bit remainder，IG－bit quatient ］ |
| DIVU | W | s，Dn | －＊＊＊0 | e | － | s | $s$ | s | s | s | s | s | s | $s$ | 5 |  | $\mathrm{Dn}_{\mathrm{n}}=[\mathrm{IC}$－bit remainder，IIG－bit quatient ］ |
| ERR ${ }^{4}$ | BWL | Dn，d | －＊＊00 | E | － | d | d | d | d | d | d | d | － | － | $\mathrm{s}^{4}$ | Dn X R d $\rightarrow$ d | Lagical exclusive［R Dn ta destination |
| ERR1 ${ }^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n X RR d $\rightarrow$ d | Lagical exclusive［8 \＃n to destination |
| ERR1 ${ }^{4}$ | B | \＃n，CLR | ＝＝＝＝＝ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n XDR RLR $\rightarrow$ CLR | Logical exelusive IR \＃n to CLR |
| ERR1 ${ }^{4}$ | W | \＃n，SR | ＝ |  |  | － |  | － | － | － |  |  |  |  | $s$ | \＃п X CR SR $\rightarrow$ SR | Lagical exclusive［R \＃n to SR（Privileged） |
| EXC | L | Rx，Ry | －－－－－ | － | E | － | － | － | － | － | － | － | － |  | － | гegister $\leftarrow \rightarrow$ гegister | Exchange registers（32－bit only） |
| EXT | WL | Dn | －＊＊00 | d |  |  | － | － |  | － |  |  |  |  |  |  | Sign extend（change ．B to．W ז\％．W to．L） |
| ILLEEAL |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | 『 $\rightarrow$－（SSP）：SR $\rightarrow$－（SSP） | Generate Illegal Instructian exception |
| JMP |  | d |  | － |  | d |  | － | d | d | d | d | d | d | － | $\uparrow \downarrow \rightarrow$ 肬 | Jump to effective address of destination |
| JSR |  | d | －－－－－ | － | － | d | － | － | d | d | d | d | d | d | － |  | push PC ，jump to subroutine at address d |
| LEA | L | s．An | －－－－－ | － | e | s | － | － | s | s | s | $s$ | $s$ | $s$ | － | $\mathrm{T}_{\mathrm{s}} \rightarrow$ An | Load effective address of s ta An |
| LINK |  | An，\＃п |  | － |  | － |  | － |  | － |  |  |  |  |  | $\begin{aligned} & \text { An } \rightarrow \text { - (SP); SP } \rightarrow \text { An; } \\ & \text { SP }+\# n \rightarrow S P \end{aligned}$ | Create lacal warkspace on stack （negative n to allocate space） |
| $\begin{aligned} & \text { LSL } \\ & \text { LSR } \end{aligned}$ | $\begin{gathered} \mathrm{BWL} \\ \mathrm{~W} \end{gathered}$ | $\begin{aligned} & \hline \text { Dx,Dy } \\ & \# n, D y \\ & \text { d } \\ & \hline \end{aligned}$ | ＊＊＊0＊ | $\begin{aligned} & e \\ & d \end{aligned}$ | - |  | $\bar{d}$ | $\mathrm{d}$ | $\bar{i}$ | $\mathrm{d}$ | $\bar{i}$ | $\bar{i}$ |  | － | － | $\mathrm{x}_{\mathrm{a} \rightarrow \square}^{\mathrm{x} \leftrightarrows \square}$ | Lagical shift Dy，Dx bits left／right Lugical shift Dy．\＃n bits L／R（\＃п：Ito 8） Logical shift dI hit left／right（．W anly） |
| MDVE $^{4}$ | BWL | s．d | －＊＊00 | E | $s^{4}$ | e | e | e | e | e | e | e | $s$ | $s$ | $\mathrm{s}^{4}$ | $s \rightarrow$ d | Mave data from source to destination |
| MLVE | W | s．CLR | \＃\＃\＃\＃\＃ | s | － | s | s | 5 | $s$ | s | $s$ | $s$ | s | $s$ | s | $s \rightarrow$ CLR | Mave suurce to Condition Code Register |
| MLVE | W | s，SR | \＃\＃\＃\＃\＃ | $s$ | － | d | $s$ | s | $s$ | s | $s$ | s | s | $s$ | s | $s \rightarrow$ SR | Mave source to Status Register（Privileged） |
| MUVE | W | SR，d | －－－－－ | d | － | d | $d$ | d | $d$ | d | d | d | － | － | － | SR $\rightarrow$ d | Mave Status Register ta destination |
| MIVE | L | $\begin{aligned} & \hline U S P, A n \\ & A_{n}, U S P \end{aligned}$ |  |  | $\begin{array}{\|l\|} \hline d \\ \hline \\ \hline \end{array}$ |  | － | － | － | － | － | － | － | － | － | $\begin{aligned} & U S P \rightarrow A n \\ & A n \rightarrow \text { USP } \end{aligned}$ | Mave User Stack Pointer to An（Privileged） Mave An to User Stack Fainter（Privileged） |
|  | BWL | s，d | XNzVC | Dn | An | （An） | （An）＋ | －（An） | （i，An） | （i，A，R，Rn） | abs．W | abs．L | （i，PC） | （i，PC，Rn） | \＃n |  |  |

Computer Architecture－EPITA－S3－2023／2024

| Opcode | Size | Dperand | CLR | Effective Address s＝source，d＝destination，e＝either，i＝displacemment |  |  |  |  |  |  |  |  |  |  |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s．d | XNZVC | Dn | An | （ $\mathrm{An}^{\text {n }}$ | （An）＋ | －（An） | （i．An） | （i．An．Rn） | abs．W | abs．L | （i．PC） | （i，PC．Rn） | \＃n |  |  |
| MIVEA ${ }^{4}$ | WL | s．An | －－－－－ | s | e | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ An | Move source ta An（MIVE s，An use MDVEA） |
| MIVEM ${ }^{4}$ | WL | $\begin{aligned} & R_{n-R}, R_{0} \\ & \text { s.Rn-Rn } \end{aligned}$ |  |  | $-$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ | $\mathrm{s}$ | d | $\begin{aligned} & \hline \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ | $\begin{aligned} & d \\ & s \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \\ & \hline \end{aligned}$ | $\begin{array}{r} d \\ s \\ \hline \end{array}$ | $\mathrm{s}$ | s |  | $\begin{aligned} & \text { Registers } \rightarrow \mathrm{d} \\ & \mathrm{~s} \rightarrow \text { Registers } \end{aligned}$ | Mave sperified registers ta／Ггam memary （．W source is sign－extended to．L for Rn） |
| MIVEP | WL | Dn，（i，An） <br> （i，An），In |  | $\begin{aligned} & s \\ & d \\ & d \end{aligned}$ |  |  |  |  | $\begin{aligned} & \hline \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \hline- \\ & \hline \end{aligned}$ |  | Mave Dn to／fram alternate memary bytes （Access anly even ar add addresses） |
| MIVED ${ }^{4}$ | L | \＃п，听 | ＊00 | d |  | － | － | － | － | － | － | － | － | － | $s$ | $\# \mathrm{H}$ D ${ }_{\text {n }}$ | Mave sign extended 8－bit \＃n ta Dn |
| MULS | W | s，Dn | 00 | e |  | s | s | s | s | $s$ | s | s | $s$ | s | $s$ | $\pm 1$ Bbit s ${ }^{*} \pm$ IGbit $\mathrm{Dn} \rightarrow \pm \mathrm{Dn}^{\text {n }}$ | Multiply signed IE－bit；result：signed 32－bit |
| MULU | W | s．Dn | ＊＊00 | B | － | s | s | $\delta$ | s | s | s | $s$ | s | $\delta$ | $s$ | IThit s＊16bit $\mathrm{Dn}_{\mathrm{n}} \rightarrow$ Dп | Multiply unsig＇d 16－bit；result：unsig＇d 32－bit |
| NBCD | B | d | $\star \mathrm{U} * \mathrm{U}^{*}$ | d |  | d | d | d | d | d | d | d | － | － |  | $0-\mathrm{d}_{\mathrm{m}}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate BCD with eXtend，BCD result |
| NEE | BWL | d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | － | $0-\mathrm{d} \rightarrow \mathrm{d}$ | Negate destination（2＇s complement） |
| NEEX | BWL | d |  | d |  | d | d | d | d | d | d | d | － | － | － | $0-\mathrm{d}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate destination with eXtend |
| NIP |  |  | －－－－ | － |  | － | － | － | － | － | － | － | － | － | － | None | No operatian occurs |
| NDT | BWL | d | ＊＊00 | d |  | d | d | d | d | d | d | d | － | － | － | $\mathrm{NDI}(\mathrm{d}) \rightarrow \mathrm{d}$ | Logical NDT destination（l＇s complement） |
| $0 R^{4}$ | BWL | $\begin{array}{\|c} \hline \text { s.Dn } \\ \text { Dn,d } \end{array}$ | －＊＊00 | $\mathrm{e}$ |  | $\begin{aligned} & s \\ & d \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | d | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & s \\ & d \\ & \hline \end{aligned}$ | s | $s$ | $\begin{aligned} & \hline s^{4} \\ & - \\ & \hline \end{aligned}$ | $\begin{aligned} & s \text { sRDn } \rightarrow \mathrm{Dn}_{n} \\ & \mathrm{Dn} \mathrm{RR} d \rightarrow \mathrm{~d} \end{aligned}$ | Logical IR <br> （DR1 is used when source is \＃n） |
| पR14 | BWL | \＃n，d | ＊＊00 | d | － | d | d | d | d | d | d | d | － | － | $s$ | \＃n पRd $\rightarrow$ d | Logical IR \＃n to destination |
| DR1 ${ }^{4}$ | B | \＃п，LCR | ＝＝＝＝＝ | － |  |  |  |  | － | － | － |  |  |  | s | \＃ппR СС२ $\rightarrow$ CLR | Logical IR \＃n ta CCR |
| पR14 | W | \＃n，SR | 三ミ⿰三丨⿰丨三⿻ | － | － | － | － | － | － | － | － | － | － | － | $s$ | $\# \mathrm{BR}$ SR $\rightarrow$ SR | Logical［R \＃n ta SR（Privileged） |
| PEA | L | s |  | － | － | s | － | － | s | s | s | s | s | s | － | $\uparrow_{s} \rightarrow$（（P） | Push effective address of s anto stack |
| RESET |  |  | －－－－－ | － |  |  | － | － |  | － |  |  |  |  |  | Assert RESEILine | Issue a hardware RESET（Privileged） |
| $\begin{aligned} & \mathrm{RDL} \\ & \mathrm{ROR} \end{aligned}$ | $\begin{gathered} \mathrm{BWL} \\ \mathrm{~W} \end{gathered}$ | $\begin{aligned} & \text { Dx,Dy } \\ & \# n, D y \\ & d \\ & d \end{aligned}$ | －＊＊0＊ | d |  | $\mathrm{d}$ | $\mathrm{d}$ | $d$ | $\mathrm{d}$ | $\mathrm{d}$ | $d$ | $d$ |  | － | $s$ | $\stackrel{\square}{\square}$ | Rotate Dy，Dx bits left／right（without X） Rotate Dy，\＃n bits left／right（\＃n：I to 8） Ratated I I－bit left／right（．W only） |
| $\begin{array}{\|l\|} \hline \text { RIXI } \\ \text { RIXR } \end{array}$ | $\begin{gathered} \text { BWL } \\ W \\ \hline \end{gathered}$ |  | ＊＊＊0＊ | $\begin{aligned} & e \\ & d \end{aligned}$ |  | $\mathrm{d}$ | $\mathrm{d}$ |  | $\begin{aligned} & - \\ & d \end{aligned}$ | $\mathrm{d}$ | $\mathrm{d}$ | $\begin{aligned} & - \\ & \hline \end{aligned}$ |  |  | － | $\xrightarrow{\square}$ | Ratate Dy，Dx hits L／R，X used then updated Ratate Dy．\＃n bits left／right（\＃n：I ta B） Rotate destination 1 －bit left／right（．W anly） |
| RIE |  |  | \＃\＃\＃\＃\＃ | － |  | － | － | － | － | － | － | － | － |  | － | （SP）＋$\rightarrow$ SR；（（SP）＋$\rightarrow$ P | Return fram exception（Privileged） |
| RTR |  |  | \＃\＃三引 | － | － | － | － | － | － | － | － | － | － | － | － | （SP）$+\rightarrow$ СГR，（SP）$+\rightarrow$ 厄 | Return from subroutine and restore CLR |
| RTS |  |  |  | － |  |  | － | － | － | － | － | － | － | － | － | （SP）$+\rightarrow$ P［ | Return fram subrautine |
| SECD | B | Dy．Dx $-(A y)-(A x)$ | ＊ $\mathrm{U}^{*} \mathrm{U}^{*}$ | － |  |  |  | $\stackrel{-}{\square}$ |  | － | － | － | － | － |  | $\begin{aligned} & \mathrm{D}_{x_{10}}-\mathrm{Dy}_{10}-X \rightarrow \mathrm{D}_{x_{10}} \\ & -(A x)_{\pi_{0}}-(A y)_{10}-X \rightarrow-(A x)_{10} \end{aligned}$ | Subtract BCD source and eXtend bit from destination． BCD result |
| Sce | B | d |  | d | － | d | d | d | d | d | d | d | － | － | － | $\begin{array}{r} \text { If cc is true then I's } \rightarrow \mathrm{d} \\ \text { else } \mathrm{D} \text { 's } \rightarrow \mathrm{d} \end{array}$ | $\begin{array}{r} \text { If cc true then d. } \mathrm{B}=11111111 \\ \text { else } \mathrm{d} . \mathrm{B}=00000000 \\ \hline \end{array}$ |
| STIP |  | \＃п | \＃\＃三＝\＃ | － | － | － | － | － | － | － | － |  |  |  | s | \＃n $\rightarrow$ SR；STIP | Mave \＃n ta SR，stap processor（Privileged） |
| SUB ${ }^{4}$ | BWL | $\begin{aligned} & \text { s.Dn } \\ & \text { Dn,d } \end{aligned}$ |  | $\begin{array}{r} \mathrm{e} \\ \mathrm{e} \\ \hline \end{array}$ | $\begin{gathered} s \\ d^{4} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\mathrm{d}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | d | s | $s$ | $\begin{gathered} s^{4} \\ - \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{Dn}_{\mathrm{n}} \mathrm{~s} \rightarrow \mathrm{Dn} \\ & \mathrm{~d}-\mathrm{Dn} \rightarrow \mathrm{~d} \end{aligned}$ | Subtract binary（SUBI or SUBD used when source is \＃n．Prevent SURD with \＃n．L） |
| SULBA ${ }^{4}$ | WL | s．An |  | s | ： | s | s | s | s | s | s | s | $s$ | $\delta$ | s | An $-\mathrm{s} \rightarrow \mathrm{An}$ | Subtrect address（．W sign－－xtended to ． L ） |
| SUBI ${ }^{4}$ | BWL | \＃n，d |  | d | － | d | d | d | d | d | d | d | － | － | s | $\mathrm{d}-\mathrm{\# n} \rightarrow \mathrm{~d}$ | Subtract immediate fram destination |
| SUBD ${ }^{4}$ | BWL | \＃n，d |  | $d$ | d | d | d | d | d | d | d | d |  | － | $s$ | $d-\# n \rightarrow d$ | Subtract quick immediate（\＃п range：1 to 8） |
| SLIBX | BWL | Dy．Dx $-(A y)-(A x)$ | ＊＊＊＊＊ | e |  | － | － | － | － | － | － | － | － | － | $\begin{aligned} \hline-1 \\ -1 \\ \hline \end{aligned}$ | $\begin{aligned} & D x-D y-X \rightarrow D_{x} \\ & -(A x)-(A y)-x \rightarrow-(A x) \\ & \hline \end{aligned}$ | Subtract source and aXtend bit from destination |
| SWAP | W | Dn | －＊＊00 | 1 | － | － | － | － | － | － | － | － | － | － | － | bits［3：1：L］$<\rightarrow$ bits［［1：0］ | Exchange the If－bit halves of Dn |
| TAS | B | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － |  |  | test d $\rightarrow$ CLR； $1 \rightarrow$ bit7 ofd | N and Z set to reflect d．bit7 of d set to l |
| TRAP |  | \＃п | －－－－－ | － | － | － | － | － | － | － | － | － | － |  | $s$ | P $\rightarrow$－（SSP）； $\mathrm{SR} \rightarrow$－（SSP）： <br> （vectar table entry）$\rightarrow$ 饥 | Push PC and SR，氾 set by vectar table \＃n （\＃п гаппе： $\bar{\square}$ ta 15 ） |
| TRAPV |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | IfV then TRAP \＃7 | If averflow，execute an Dverflow TRAP |
| TST | BWL | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | test d $\rightarrow$ CLR | $N$ and $Z$ set to reflect destination |
| UNLK |  | An | －－－－－ | － | d | － | － | － | － | － | － | － | － | － | － | $\mathrm{An}_{\square} \rightarrow \mathrm{SP} ;(\mathrm{SP})+\rightarrow \mathrm{An}^{\text {a }}$ | Remave lacal warkspace from stack |
|  | BWL | s．d | XNZVC | Dn | An | （An） | （An）+ | －（An） | （i，An） | （i．An，Rn） | abs．W | abs．L | （i．PC） | （i，PC，Rn） | \＃n |  |  |


|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ce | Condition | Test | ca | Condition | Test |
| T | true | 1 | VC | overflaw clear | IV |
| F | false | 0 | VS | averlaw set | $V$ |
| $\mathrm{HH}^{\text {I }}$ | higher than | $!(C+2)$ | PL | plus | ！ |
| LS＂ | lower or same | C＋ | MI | minus | N |
| $\mathrm{H}^{4}$＂， $\mathrm{Cl}^{\text {a }}$ | higher ar same | ！ | ${ }^{6}$ | greater or equal | $!(N \oplus)$ |
|  | lower than | ᄃ | LT | less than | $(\mathrm{N} \oplus \mathrm{V})$ |
| NE | notequal | ！ | GT | greater than | $!(\mathrm{N} \oplus \mathrm{V})+2]$ |
| Ea | equal | z | LF | less or equal | $(\mathbb{} \oplus+1)+\mathrm{Z}$ |

Revised by Peter Csaszar，Lawrence Tech University－2004－2006

An Address register（ 1 ／$/ 32-$ bit，$n=[-7$ ）
Dn Data register（ $8 / 16 / 32-$－bit，$n=\square-7)$
Rn any data ar address register
s Suurce，d Destination
e Either source ar destination
\＃n Immediate data，i Displacement
BCD Binary Coded Decima｜
$\uparrow$ Effective address
Lang anly：all athers are byte only Assembler calculates offset

SSP Supervisar Stack Painter（32－bit）
USP User Stack Pointer（32－bit）
SP Active Stack Pointer（same as AT）
PC Program Luunter（24－bit）
SR Status Register（II－bit）
CLR Candition Code Register（lower 8－bits of SR） $\mathbf{N}$ negative， $\mathbf{Z}$ zero， $\mathbf{V}$ overflow， $\mathbf{L}$ carry， $\mathbf{X}$ extend ＊set accarding to aperatian＇s result，＝set directly －nut affected， $\mathbf{D}$ cleared， 1 set， $\boldsymbol{U}$ undefined

Assembler autamatically uses A，I，Q or M form if passible．Use \＃n．L ta prevent Duick optimization

[^0]Family name:
First name:
Group:

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

| Instruction | Memory | Register |
| :---: | :---: | :---: |
| Example | \$005000 54 AF 0040 E7 2148 C0 | $\begin{aligned} & \mathrm{A} 0=\$ 00005004 \\ & \mathrm{~A} 1=\$ 0000500 \mathrm{C} \end{aligned}$ |
| Example | \$005008 C9 1011 C8 D4 36 FF 88 | No change |
| MOVE.B \#18, - (A1) | \$005000 54 AF 18 B9 E7 214812 | A1 $=\$ 00005007$ |
| MOVE.W \$500E, (A2)+ | \$005010 1F 88018042 1A 2D 49 | A2 $=\$ 00005012$ |
| MOVE.W \#\$500E, 2(A1) | \$005008 C9 10 50 OE D4 36 1F 88 | No change |
| MOVE.B 7(A0),7(A1,D2.W) | \$005008 C9 C0 11 C8 D4 36 1F 88 | No change |
| MOVE.L -4(A2), -6(A1, D1.L) | \$005008 C9 10 D4 36 1F 88 1F 88 | No change |

## Exercise 2

| Operation | Size <br> (bits) | Result <br> (hexadecimal) | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 59+\$ A 7$ | 8 | $\$ 00$ | 0 | 1 | 0 | 1 |
| $\$ F F F F+$ SAAAA | 16 | \$AAA9 | 1 | 0 | 0 | 1 |
| $\$ F F F F+\$ 0100$ | 16 | $\$ 00 \mathrm{FF}$ | 0 | 0 | 0 | 1 |
| $\$ 76543210+\$ 12345678$ | 32 | $\$ 88888888$ | 1 | 0 | 1 | 0 |

## Exercise 3

```
AlphaCount jsr LowerCount
    move.l d0,-(a7)
    jsr UpperCount
    add.l d0,(a7)
    jsr DigitCount
    add.l (a7)+,d0
    rts
```


## Exercise 4

| Question | Answer |
| :--- | :--- |
| Does the Dn addressing mode specify a memory location? | No |
| What are the names of the supervisor and user stack pointers? | USP and SSP |
| If A7 = \$5004 just before an RTS, what is its new value just after <br> the RTS? | $\$ 5008$ |
| In what register are the flags located? | CCR (or SR) |

## Exercise 5

Values of registers after the execution of the program.
Use the 32-bit hexadecimal representation.

| D1 $=\$ 00000002$ | D3 $=\$ 00000033$ | D5 $=\$$ FFFF5200 |
| :--- | :--- | :--- |
| $\mathbf{D 2}=\$ 00000001$ | D4 $=\$ 00006667$ | D6 $=\$ 0520370 \mathrm{~F}$ |


[^0]:    Distributed under the GNU general public use license．

