# Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

#### Write answers only on the answer sheet.

#### Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000 D1 = \$10000002 A1 = \$00005008 D2 = \$0000FFFF A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

# Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the **N**, **Z**, **V** and **C** flags.

# Exercise 3 (3 points)

Write the **SpaceCount** subroutine that returns the number of spaces in a string (ending with a null character). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u> : **A0.L** points to a string whose number of spaces is to be found.

<u>Output</u> : **D0.L** returns the number of spaces in the given string.

# Exercise 4 (2 points)

Answer the questions on the <u>answer sheet</u>.

**Exercise 5** (6 points) Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$6789,d7			
next1	moveq.l tst.b bpl moveq.l	#1,d1 d7 next2 #2,d1			
next2	moveq.l cmpi.b ble moveq.l	#1,d2 #\$15,d7 next3 #2,d2			
next3	clr.l	d3			
loop3	addq.l	#1,d3			
	bne	loop3			
next4	clr.l	d4			
loop4	addq.l	#\$AAAA,00 #1,d4	$\cdot DPDA = DPE$		
	UDI a	00,0004	, DDKA = DDF		
next5	move.l rol.l swap	d7,d5 #8,d5 d5			
next6	move.l	d7,d6			
	cmpi.w blt	#\$15,d7 next6_1			
	ror.w ror.b	#4,d6 #4.d6			
next6_1	ror.l	#4,d6			
quit	illegal				

EAS	y68	K Quic	k Ref	fer	en	ice	v1.	8	htt	p://www	w.wo	wgw	ep.co	m/EAS	y68	K.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR	I	Effec	ctive	Addres	s s=s	OURCE,	d=destina	ition, e	=eithe	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	B _	-	-	5	-	-	-	-	-	5	-	1	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ -(Ay) <sub>10</sub> + -(Ax) <sub>10</sub> + X $\rightarrow$ -(Ax) <sub>10</sub>	Add BCD source and eXtend bit to destination, BCD result
ADD <sup>4</sup>	BWL	s,Dn Do d	****	B	5 14	s	8	s d	s d	8	s	8	8	8	s <sup>4</sup>	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when
	WI	n An		8	u	0	u	u	u	0	U	u	-		-		Add addresse (Wisign-patended to 1)
ADDA ADDI <sup>4</sup>	RWI	8,All #nd	*****	4	6	<u>a</u>	9	8 d	a	8 d	9	4	8	<u>a</u>	9	8 + All → All #n + d → d	Add immediate to destination
	RWI	#11,0	****	4	4	4	d	d	d	d	d	d d			9	#n+d → d	Add minieulate to destination
ADDU	RWI		****	u	u	u	u	u	u	u	u	u			9		Add source and altood bit to destination
ADDA		$-(\Delta v) - (\Delta v)$		5	00000 2000			P		-	2			12	1070) 13 <b>4</b> 3	$-(A_V) + -(A_V) + X \rightarrow -(A_V)$	ADD ADDI LE BIID EALEID DIL LD USALINGLIDH
	BWI	s Dn	-**00	P		5	2	5	2	2	8	2	2	2	s <sup>4</sup>	$s AND DD \rightarrow DD$	I noical AND source to destination
	0.72	Dn.d		B		d	d	d	d	d	d	d	-	-		Dn AND d $\rightarrow$ d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n.d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	$\#$ n AND d $\rightarrow$ d	Logical AND immediate to destination
ANDI <sup>4</sup>	B	#n.CCR		-	-	-	-	-	-	-		-	-	-	8	#n AND CCR $\rightarrow$ CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>	W	#n,SR		-	-	-	-	-	-	-	-	-	-		8	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	B	3. <del></del> 3	1.5	10	-	-	3 <b>7</b> 3		3 <b>.</b>	=	33 <del>7</del> 3	388	X <b>4</b> ]	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	<b>.</b>	12	21	2	-2	121	2	120	2	1920	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-		d	d	d	d	d	d	d	-			└┓╧╧╧╧╧┙╧┙	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW <sub>3</sub>	address <sup>2</sup>				-	-	1	-	-	-	-		3	1	if cc true then	Branch conditionally (cc table on back)
															_	address → PC	(8 or 16-bit ± offset to address)
BCHG	BL	Dn,d	*	6	-	d	d	d	d	d	d	d		-		NDT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	87	8	NDT(bit n of d)→ bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-		8	$D \rightarrow bit$ number of d	clear the bit in d
BRA	BWa	address <sup>2</sup>		-	8 <b>.</b>	-	-	-	-	-	-	•		85	2. <b>7</b> 3	address → PC	Branch always (8 or 16-bit ± offset to addr)
BZEI	BL	Dn.d	*	B	-	d	d	d	d	d	d	d	5		•	NUT(bit n of d) $\rightarrow Z$	Set Z with state of specified bit in d then
000		#n,d		ď	242	d	d	d	d	d	d	d	. × .		8	1 → bit n of d	set the bit in d
RZK	BM.	address*		-		-	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	-	-		-	-		-		$PC \rightarrow -(SP); address \rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
RIZI	RL	Un,d	*	E,	870	d	D	d	D	b	D	D	D	d	ेतिः 	NUI(bit Un of d) $\rightarrow L$	Set 2 with state of specified bit in d
PUK	111	#n,a - D-	-*!!!!!!	a.	-	0	٥	0	0	0	0	a	0	0	S		Leave the bit in d unchanged
	W DWI	s,un	-0100	B	-	8	8	8	8	8	8	8	S	S	8		Compare on with o and upper bound (s)
PMD 4	DWI	u n Dn	_****	u	-4	0	u	u	u	0	u	u	-	-	-4		Company Do to course
CMDA 4	WI	s,un	_****	8	8	8	8	8	8	8	8	8	8	8	8	Set GGK with Un - S	Compare on to source
CMDI 4	RWI	8,All #nd	****	a d	6	8	a d	8 d	8 d	8	a d	8	8	8	8	set CCR with d - #n	Compare destination to #o
CMPM <sup>4</sup>	RWI	$(A_{v}) + (A_{v}) +$	-****	-	-	-	u D	-	-	-	- u	- u	_		-	set CCR with (Av) - (Av)	Compare (Av) to (Av). Increment Av and Av
DBcc	W	Dn.addres <sup>2</sup>		-	-	-	-		-		2	-	2	(12)	1	if cc false then { $Dn-1 \rightarrow Dn$	Test condition, decrement and branch
DIVE	w	- D	-***0												1000	if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
DIAN	W	S,UN	-***0	B	1	8	8	8	8	S	S	S	8	S	8	±3Zbit Un / ±lbbit s → ±Un	Un= [ lb-bit remainder, lb-bit quotient ]
	W	S,UN	**00	8	-	8	8	8	8	S	S	S	8	S	5		Un= L Ib-bit remainder, Ib-bit quotient j
CDDL 4	BWL	Un,d #_ J	-**00	9	-	0	0	0	0	0	D	0	-	-	S		Logical exclusive UK Un to destination
CURI CODI 4	DWL	#0,0 #_ PPD		0	-	0	٥	0	0	0	0	0	-	-	8	#N XUK 0 → 0 #_ VDD CCD > CCD	Logical exclusive UK #n to destination
	W	#1,661		-	-		0	-			-	-		250	8		Logical exclusive DK #11 to 55K
EVE	<b>n</b>	#11,0K		-	-	-		-		-		-	5	100	8		Evaluation and interes (22 - bit anly)
EXT	WI	D <sub>n</sub>	-**00	d	8	-	-	-	-	-		-	-	-	-		Sign extend (shapen B to W as W to 1)
ILLEGAL		UII		-	-	-		-		-	-	-	_			(127)_ C 97 (127)_ C 70	Generate Illegal Instruction excention
IMP		d		-	-	d	-	-	н	h	Ь	Ч	Ь	Ь	-		Jump to effective address of destination
JSR	-	4		-	-	d	- 59 - 52	_	d	4	d d	4	d	4	-		nush PC, iumn to submutine at address d
LEA		s An					1	-	u e	u 		u e			0000		I nad affertive address of s to An
LINK		An #n		-	-	-		-	-	-	-	-	-	-		$\Lambda_{n} \rightarrow (\Omega) \cdot \Omega \rightarrow \Lambda_{n}$	Create local worksname on stark
LINK		AU,#U									~		~		0.000	$SP + \#_n \rightarrow SP$	(nenative n to allocate snace)
151	RWI	Dx Dv	***0*	R	-22	-	4	-	-	126	-	-	2	02	122	X <b>4</b> 1	Innical shift Dv. Dv. hits left/right
LSR		#n.Dv	8	ď		-	-	-	-	-	-	-		-	5		Looical shift Dy, #n bits L/R (#n: 1 to 8)
100000	W	d		-		d	d	d	d	d	d	d		-	•		Logical shift d 1 bit left/right (.W only)
MOVE 4	BWL	s.d	-**00	в	s <sup>4</sup>	В	B	В	В	в	В	В	S	8	s <sup>4</sup>	s→d	Move data from source to destination
MOVE	W	s,CCR		5	-	S	8	s	8	S	S	8	S	8	8	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR		5	-	8	S	S	S	S	S	8	S	8	8	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-		$SR \rightarrow d$	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	200	-	USP → An	Move User Stack Pointer to An (Privileged)
		An,USP		-	S		361	-	-	-	-	-	. × .		( <b>15</b> )	An → USP	Move An to User Stack Pointer (Privileged)
	RWI	h a	XNZVC	Dn	1 An	(An)	$(\Delta n)$ +	-(An)	(i An)	(i An Rn)	ahs W	ahsl	(iPC)	(iPC Rn)	#n		

Computer Architecture -	- EPITA –	S3 –	2022/2023
-------------------------	-----------	------	-----------

Oncode	Size	Onerand	CCR	F	ffer	tive	Addres	2=2 2	nurre	d=destina	tinn e	eithe	r i=dis	nlacemen	t	Oneration	Nescrintion
opulat	RWI	s d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i.An.Rn)	abs.W	abs.L	(i.PC)	(i.PC.Rn)	#n		
MITVE A <sup>4</sup>	WI	s An		5	B	S	5	5	5	S	5	5	S	5	5	s → An	Move source to An (MDVE's An use MDVEA)
MOVEM	WL	Rn-Rn.d		-	-	d	-	d	d	d	d	d	-	-	-	Registers $\rightarrow d$	Move specified repisters to/from memory
		s,Rn-Rn			-	5	S	-	8	s	S	s	s	8	-	$s \rightarrow Registers$	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn.(i,An)		s	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	8	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.)$	(Access only even or odd addresses)
MOVED <sup>4</sup>	L	#n,Dn	-**00	d	-	-		-	-		-			-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	B	-	S	S	8	8	S	S	S	S	S	S	±l6bit s * ±l6bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	B	-	S	S	S	8	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	53 <b>-</b> 6	-	0 - d <sub>0</sub> - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	Ξ.	13 <b>7</b> 7		0-d→d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0-d-X→d	Negate destination with eXtend
NDP				2	-	-		-	-	120		-	12	3 <b>2</b> 2	-	None	No operation occurs
NDT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	3 <b>4</b> 0	-	NDT(d) $\rightarrow$ d	Logical NDT destination (1's complement)
DR <sup>4</sup>	BWL	s,Dn	-**00	B	28	S	S	S	8	S	S	8	S	S	s <sup>4</sup>	s DR Dn → Dn	Logical DR
		Dn,d		B	1	d	d	d	d	d	d	d	2	(7 <b>2</b> )	: 	Dn DR d $\rightarrow$ d	(ORI is used when source is #n)
DRI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-		8	#n DR d → d	Logical DR #n to destination
DRI <sup>4</sup>	B	#n,CCR		-				-	-					38	S	#n DR CCR → CCR	Logical DR #n to CCR
DRI <sup>4</sup>	W	#n,SR		-	ಾ	17				1.54	-		5	(870)	8	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	l	8		14	140	8	<u>22</u>	-	8	8	S	8	S	S	1927	$\uparrow_{s} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	: <b>-</b>	-	-	-	1. 	_ <u>−</u> _	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	B	-	-		-	-	0.00	×	-		. <del>.</del> .	-	(a	Rotate Dy, Dx bits left/right (without X)
RDR	8080	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	(H)	d	d	d	d	d	d	d	. H	( <b>1</b>	(0 <b>4</b> 0)		Rotate d 1-bit left/right (.W only)
RDXL	BWL	Dx.Dy	***0*	B	्रम्	-	-	-	-		×	•	*		( <b>7</b> 3)		Rotate Dy, Dx bits L/R, X used then updated
KUXK		#n,Dy		d	-	-		1	1	-		-	1	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
OTT	W	d		-	-	d	d	d	d	d	d	d	-	5. <b></b> .	-		Rotate destination 1-bit left/right (.W only)
RIE	-			-	-	-	-	-	-	-	-	-	-			$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RIK	<u> </u>			-	-	-		-	-	-	-	•	-		-	$(SP)^+ \rightarrow UUK, (SP)^+ \rightarrow PU$	Return from subroutine and restore GUR
KIZ		0.0	+11+11+	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
2RCD	R	Uy,Ux	10101	e	-	-		-	-	-	-	-	-	-	-	$\bigcup_{n} - \bigcup_{n} - X \rightarrow \bigcup_{n}$	Subtract BCD source and extend bit from
0	n .	-(AY),-(AX)		-	-	-		B	-	-	-	-		19 <b>1</b> 0 1920	1.5	$\frac{-(Ax)_{10}(Ay)_{10} - x \rightarrow -(Ax)_{10}}{(Ax)_{10} - x \rightarrow -(Ax)_{10}}$	
900	B	٥		a	-	d	۵	đ	a	đ	۵	۵	5	-	-	If cc is true then is $\rightarrow 0$	
D.TO.	-	ш				_		-				-			_		BISE d.b = 00000000
510P	11111	#n	*****	-	-	-	-	-	-	-		-	-	-	5	#n → SK; S1UP	Move #n to SK, stop processor (Privileged)
208 .	RML	S,UN		B	S JA	8	2	8	8	8	2	8	S	S	2.		Subtract binary (SUBI or SUBI used when
CUDA 4	WI	Un,a		8	0	٥	٥	a	a	a	٥	0	-	-	-		SOURCE IS #N. PREVENT SUBLE WITH #N.L)
SUDA .	WL	S,AП #- J	*****	8	8	8	8	8	8	8	8	8	8	S	S		Subtract address (.W sign-extended to .L)
SUDI 4	DWL	#n,0 #_ J	*****	0	-	0	0	0	0	0	0	0		- ( <b>-</b> )	S		Subtract immediate from destination
PUDA	DWL	#n,a	*****	0	0	0	0	a	0	0	0	0		85	8		Subtract quick immediate (#n range: 1 to 6)
PUDY	DAAT	$(A_{u})$ $(A_{v})$	-15070-01-30-0C	B	-	-	-	-	-	-	-	-			-	$(A_{w}) = (A_{w}) = X \rightarrow (A_{w})$	Subtract source and extend bit from
CW AD	W	-(Ay),-(AX)	-**00	-	-	-		E	-	-	-	-			-	-(AX)(AY) - X - (AX)	Cushange the IC hit halves of De
TAR	R N	011 d	-**00	d	-	-	-	-	-	-	-	-		-	-		N and 7 not to coffort d bit? of d not to 1
TDAD	0	u #n		u	-	u	u	u	u	u	u	u			-		Duch OF and SD OF act hy vester table #a
INAF		#11			-	-	-	-	-		-	-			8	(ventor table entry) - OF	(#a manage II to 15)
TRADV	-	-				-	-	-	-	-	-	-	-			If V then TRAP #7	If overflow evenute as Overflow TRAP
TRT	BWI	Ч	-**00	d	-	4	Ч	d	4	4	d	d	8		-		N and 7 set to reflect destination
INK	UNL	Δn		-	d	-	-	-	-	-	-	-	-	040	340	$\Lambda_n \rightarrow SP. (SP)_+ \rightarrow \Lambda_n$	Remove Incal worksname from stack
anen	RWI	ha	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i.PC)	(i.PC.Rn)	#n		

CC	Condition	Test	CC	Condition	Test
T	true	1	VC	overflow clear	IV
F	false	0	VS	overflow set	٧
HI⁰	higher than	!(C + Z)	PL	plus	IN
LS"	lower or same	C + Z	MI	minus	N
HS", CC*	higher or same	10	GE	greater or equal	!(N ⊕ V)
LO", CS*	lower than	C	LT	less than	$(N \oplus V)$
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7)

- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination s
- Either source or destination B
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- 1 Effective address
- Long only; all others are byte only 2
- Assembler calculates offset 3

- Branch sizes: .8 or .5 -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, D cleared, 1 set, U undefined

\* set according to operation's result,  $\equiv$  set directly

USP User Stack Pointer (32-bit) SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Last name: ...... Group: ...... Group: .....

# ANSWER SHEET TO BE HANDED IN

#### Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L #\$55,(A1)+		
MOVE.B \$500D,2(A1)		
MOVE.W #\$500D,-(A2)		
MOVE.B 5(A0),-7(A2,D2.W)		
MOVE.L -4(A1),-5(A1,D0.W)		

#### Exercise 2

Operation	Size (bits)	Result (hexadecimal)	Ν	Z	V	С
\$FF + \$02	8					
\$00FF + \$0002	16					
\$FFFF + \$FFFF	16					
\$FFFFFFFF + \$8000000	32					

# <u>Exercise 3</u>

SpaceCount

# <u>Exercise 4</u>

Question	Answer
Give three assembler directives.	
How many status registers does the 68000 have?	
What is the size of the CCR register?	
Which 68000 mode has limited privileges?	

#### <u>Exercise 5</u>

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
<b>D1</b> = \$	<b>D</b> 3 = \$	<b>D</b> 5 = \$						
<b>D2</b> = \$	<b>D</b> 4 = \$	<b>D6</b> = \$						