Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values: $D0 = FFFF0005 \quad A0 = $00005000 \quad PC = 00006000

D1 = \$10000002 A1 = \$00005008 D2 = \$0000FFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (3 points)

Write the **SpaceCount** subroutine that returns the number of spaces in a string (ending with a null character). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u> : **A0.L** points to a string whose number of spaces is to be found.

Output: **D0.L** returns the number of spaces in the given string.

Exercise 4 (2 points)

Answer the questions on the answer sheet.

Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
           move.l #$6789,d7
           moveq.l #1,d1
next1
            tst.b d7
            bpl
                   next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
            cmpi.b #$15,d7
            ble next3
           moveq.l #2,d2
next3
            clr.l
            move.l
                   #$AAAAAAA,d0
loop3
            addq.l #1,d3
                   #1,d0
            subq.w
            bne
                   loop3
next4
            clr.l
                   #$AAAA,d0
            move.l
            addq.l
loop4
                   #1,d4
            dbra
                   d0,loop4
                                 ; DBRA = DBF
next5
           move.l d7,d5
            rol.l
                   #8,d5
            swap
                   d5
next6
           move.l
                   d7,d6
                   #$15,d7
            cmpi.w
            blt
                   next6_1
            ror.w
                   #4,d6
            ror.b
                   #4,d6
            ror.l
next6_1
                   #4,d6
quit
           illegal
```

EAS	y68	K Quic	k Ref	fer	en	ce	v1.	8	htt	p://ww	w.wo	wgw	ер.сс	m/EAS	y68	K.htm Copyrigh	t © 2004-2007 By: Chuck Kelly	
Opcode	Size	Operand	CCR		Effec	ctive	Addres	S=8 2	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description	
	BWL	s.d	XNZVC	On	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	•	•	
ABCD	В	Dy,Dx -(Ay),-(Ax)	*U*U*	8		-	-	- B	•	-	5	::: ::::::::::::::::::::::::::::::::::	-	-		$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ - $(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination, BCD result	
ADD ⁴	BWL	s,Dn Dn,d	****	В	s d ⁴	s d	s d	s d	s	s d	s d	s d	8	8	s ⁴	s + Dn → Dn Dn + d → d	Add binary (ADDI or ADDI) is used when source is #n. Prevent ADDI) with #n.L)	
ADDA ⁴	WL	s,An		8	u 8	8	S	S	S	S	S	S	2	8	S	s + An → An	Add address (.W sign-extended to .L)	
ADDI 4	BWL	#n,d	****	d	-	d	ď	d	d	d	d	d	_	-	8	#n+d → d	Add immediate to destination	
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	_	8	#n + d → d	Add quick immediate (#n range: 1 to 8)	
ADDX	BWL	Dy,Dx	****	B	u	u	- u	- u	-	_ u	- u	u -	-		8	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination	
AUUA	DWL	-(Ay),-(Ax)		F .			2	В			-	-		-	8.70 828	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	AND SOURCE AND EXCEND OIL TO DESCRIBATION	
AND ⁴	BWL	s,Dn	-**00	В	_	S	S	8	S	8	8	S	8	8	s ⁴	s AND Dn \rightarrow Dn	Logical AND source to destination	
AND	BML	Dn,d		100		d	d a	d	q	d d	d d	d	- 8	-	2	Dn AND d → d	(ANDI is used when source is #n)	
ANDI ⁴	BWL	#n,d	-**00	q	-	d	d	d	d	d	d	d	-		S	#n AND d → d	Logical AND immediate to destination	
ANDI 4	B	#n,CCR	=====	u	-	- u	- u	- u	-	- u	- u	- -	-			#n AND CCR → CCR	Logical AND immediate to CCR	
ANDI 4	_	#n,GGR #n,SR		-	-	-	-	-	-	7-	÷	-		-	8	#n AND SR → SR		
	W		****	-	-	-								-	8		Logical AND immediate to SR (Privileged)	
ASL	BWL	Dx,Dy		B			15	*	-	1000		123	2	8359	(* ()	X T	Arithmetic shift Dy by Dx bits left/right	
ASR	w	#n,Dy		d		_	-	3	1		3	1		-	S	r c x	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)	
n	W.	d 2		-	-	d	d	d	d	d	d	d			•		Arithmetic shift ds 1 bit left/right (.W only)	
Bcc	BM ₃	address ²		7	*	7	-	-	-	5 7 6	-	•	-			if cc true then	Branch conditionally (cc table on back)	
nnun						<u> </u>				-		_				address → PC	(8 or 16-bit ± offset to address)	
BCHG	B L	Dn,d	*	B	-	d	d	d	d	d	d	d	*	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	d	d	d	d	d	-		8	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d	
BCLR	BL	Dn,d	*	e,	-	d	d	d	d	d	d	d	-	12	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	d	d	d	d	d		-	8	0 → bit number of d	clear the bit in d	
BRA	BM ₃	address ²		-		-		-	-	-	-			(#)	: : :	$address \rightarrow PC$	Branch always (8 or 16-bit ± offset to addr)	
BSET	B L	Dn,d	*	B	-	d	d	d	d	d	d	d		-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then	
		#n,d		ď	848	d	d	d	d	d	d	ď	H.	-	8	$1 \rightarrow bit n af d$	set the bit in d	
BSR	BM ₃	address ²		3.5	100	-		-	-	5-0		-	-8	10 0 3	(10)	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)	
BIZI	BL	Dn,d	*	el	:55	d	d	d	d	d	d	d	d	d		NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d	
		#n,d		ď		d	d	d	d	d	d	d	d	d	2	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged	
CHK	W	s,Dn	-*000	е	-	S	S	S	8	S	8	S	S	s	S	if Dn<0 or Dn>s then TRAP	Compare On with D and upper bound [s]	
CLR	BWL	d	-0100	d	::	d	d	d	d	d	d	d	-	-	-	□→d	Clear destination to zero	
CMP 4	BWL	s,Dn	_***	В	s ⁴	S	S	S	8	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source	
CMPA 4	WL	s,An	_***	S	В	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source	
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	8	set CCR with d - #n	Compare destination to #n	
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	В	-	-	-	-	-	-	10 7 .5	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay	
DBcc	W	Dn,addres ²		-	-	2	-	-	-	1/20	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn if Dn \leftrightarrow -1 then addr \rightarrow PC }	Test condition, decrement and branch (16-bit ± offset to address)	
SVID	W	s,Dn	-***0	_		-	- 12		2			- 20	20	- 2	120	±32bit Dn / ±16bit s → ±Dn	On= [16-bit remainder, 16-bit quotient]	
DIVU	W	s,Dn	-***0	8	(FE)	2	S	8	8	8	8	8	2	8	8	32bit Dn / 16bit s → Dn	On= [16-bit remainder, 16-bit quotient]	
EDR 4	BWL	Dn,d	-**00	8	-	2	s d	s d	8	d d	2	2	2	8	5	Dn XOR d → d		
			-**00		-	d			d		d	d			_		Logical exclusive DR On to destination	
EDRI 4		#n,d	=====	d		d	d	d	d	d	d	d		(#)	8	#n XDR d → d	Logical exclusive DR #n to destination	
EDRI 4	B	#n,CCR	HERITA WASHINGTON	-		-	-	-	-	7.5%	-	153	-	8.78	2	#n XOR CCR → CCR	Logical exclusive DR #n to CCR	
EDRI 4	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)	
EXG	L	Rx,Ry	++00	В	В	-	-	-	-		-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)	
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	+		-			$Dr.B \rightarrow Dr.W \mid Dr.W \rightarrow Dr.L$	Sign extend (change .B to .W or .W to .L)	
ILLEGAL				-		*		-	-	270	-	•				$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception	
JMP		d		-	-	d		-	d	d	d	d	d	d	-	1d → PC	Jump to effective address of destination	
JSR		d		-	-	d	1/2	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP)$: $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d	
LEA	L	s,An		-	В	S	12	-	8	S	2	S	S	8	-	↑s → An	Load effective address of s to An	
LINK		An,#n			*	-	-	-	-	-		•	*	300	i e s	An \rightarrow -(SP); SP \rightarrow An; SP + #n \rightarrow SP	Create local workspace on stack (negative n to allocate space)	
LSL	RWI	Dx,Dy	***0*	В	522	-		-	-	14	-	120	-	041	100	X-	Logical shift Dy, Dx bits left/right	
LSR	54,1	#n,Dy	8.1	ď		-	-	_		-	_		_	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)	
Lun	W	d d		-	-	d	Ь	В	d	d	Ь	d	-	_	-		Logical shift d I bit left/right (.W only)	
MOVE 4	BWL	s,d	-**00	В	s ⁴	В	В	В	В	B	B	В	S	8	s4	s → d	Move data from source to destination	
MOVE	W	s,CCR		S	-	2	2		8		2	2			2	s → CCR	Move source to Condition Code Register	
MOVE	_	s,ccr s,SR		-	-	_		S		8			2	8		s → CCR		
MOVE	W			2	-	2	2	2	2	2	2	8	2	8	8	$SK \rightarrow Q$	Move source to Status Register (Privileged)	
	W	SR,d		d	-	d	d	d	d	d	d	d	- 5		•		Move Status Register to destination	
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	2,43		USP → An	Move User Stack Pointer to An (Privileged)	
	Division	An,USP	101010	- P	S	- A	- 4				- 1 147	- 1 1	(pa)		-	An → USP	Move An to User Stack Pointer (Privileged)	
	BWL	b,z	XNZVC	On	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(1,46)	(i,PC,Rn)	#n			

	Size	Operand	CCR	E	Hec	tive	Addres	S=S 2	ource,	d=destina	tion, e	eithe	r. i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	Dn	_	(An)	(An)+	-(An)		(i,An,Rn)							•
MOVEA4		s,An		S	В	S	2	8	8	S	2	2	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		-	100	d	14	d	d	d	d	d		-		Registers → d	Move specified registers to/from memory
		s,Rn-Rn				8	S	-	8	S	8	S	8	8		s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP		Dn,(i,An)		S	-	-	2	2	d	-	-		12	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d		-	-		8		-		*	-		(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d		-		-	-		-	•			8	#n → Dn	Move sign extended 8-bit #n to On
MULS		s,Dn	-**00	В	-	S	S	S	S	S	8	S	S	8		±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	8.46	-	D - d _n - X → d	Negate BCD with eXtend, BCD result
	BWL	d	****	d	-	d	d	d	d	д	d	d	*	19	-	D - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-		D - d - X → d	Negate destination with eXtend
NDP				-	-	-	-		-	-	-	-	2	12		None	No operation occurs
	BWL	d	-**00	d		d	d	d	d	d	d	d		134	· ·	NDT(d) → d	Logical NOT destination (I's complement)
DR ⁴		s,Dn	-**00	В	3 # 33	8	8	8	8	8	8	S	8	8	s4	s DR Dn → Dn	Logical DR
		Dn,d		В	-	ď	d	ď	ď	ď	d	d	2	020	-	Dn DR d → d	(ORI is used when source is #n)
DRI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d		-	8	#n DR d → d	Logical DR #n to destination
DRI ⁴		#n,CCR		-		-	-	-	-	-	-	-	- 5			#n DR CCR → CCR	Logical DR #n to CCR
DRI ⁴		#n,SR		-	-	-	-	-	-	7.50	-		-			#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	Ï.	S		_	-	S	92	-	S	S	S	8	s	8	_	↑s → -(SP)	Push effective address of s onto stack
RESET	-			-	-	-	-	_	-	-	-	-	-		-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	RWI	Dx,Dy	-**0*	В	-	-	-	-	-	7-1	-	-	-	-			Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		ď	-	-			-	-	2		15	_	S	[4	Rotate Dy, #n bits left/right (#n: 1 to 8)
Nun.	W	d d		-		d	Ь	d	Ь	d	Ь	d	-	7-	-		Rotate d 1-bit left/right (.W only)
RDXL		Dx,Dy	***0*	В	200	-	-	-	-	-	-	-	-		-	 X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		ď		2	-2	_	2	-	_		2	-	S	[Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	_	d	d	d	d	d	d	d		6.00	-		Rotate destination 1-bit left/right (.W only)
RTE				:=:		-	-	-	-	-	-	-	-			$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	-	-	-	-	-		-	1	-		$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-2	-	-	-	-		2	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е		-	-	-	-	-	-	-		10 4 0	¥	$Dx_{i0} - Dy_{i0} - X \rightarrow Dx_{i0}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)			.=:	-	-	В	-	-	-		-	-	10.00	$-(Ax)_{10}$ $-(Ay)_{10}$ $-(Ax)_{10}$	destination, BCD result
Scc	В	d		d	_	d	d	d	d	д	ф	d	2	-	-	If cc is true then f's → d	If cc true then d.B = 111111111
		_		-			199.0		1.00		_			11-2		else D's → d	else d.B = 00000000
STOP	-	#n		-	-	-	-	-	-		-	-	-	-	2	#n → SR; STDP	Move #n to SR, stop processor (Privileged)
	BWL	s,Dn	****	В	S	8	S	8	S	8	8	S	8	8	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBI) used when
555		Dn,d	1 2 XX 4 1 XX 1 XX 1 XX 1 XX 1 XX 1 XX 1	8	d ⁴	ď	ď	ď	ď	ď	d	ď	្ទ	- 2	_	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		8	В	8	2	8	S	8	8	2	8	8	2	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	d	d	d	d	d	ď	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy.Dx	****	8	-	_		-	-	-	-	_	8	92		$Dx - Dy - X \rightarrow Dx$	Subtract source and extend bit from
אטטט	UHL	-(Ay)(Ax)		-	-	_	_	В		-		-		-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Dn	-**00	d	-	-	-	-	-		-	-	-	23 - 0.		bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
ZAT	В	d	-**00	_	-	d	р	d	d	d	Ь	d		-	-	test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-		-	-	-	-	-	-	-		020	8	$PC \rightarrow -(SSP);SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
IAAF		#1I									1		1		۵	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-			-	-	-	1.50	-	_	-			If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL	Ч	-**00	0.000	-	d	d	d	d	d	d	d	- B - <u></u>	351	1848	test d → CCR	N and Z set to reflect destination
UNLK		An		u	d	-	-	-	-	-	u -	u -		000	100	$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack
MINER	BWL	s,d	XNZVC	n			(An)+	// \	644	/- L D \	1 111	1.1	6 DO	(i,PC,Rn)	**	All 7 UF, (UF)* 7 All	WOUNDAR INPOLATIN WATER IL DILL STOCK

Cor	ndition Tests (+ [IR, I NOT,	ΦXD	R; " Unsigned, " Alte	rnate cc)
CC	Condition	Test	CC	Condition	Test
T	true	1	VC.	overflow clear	!V
F	false	0	VZ.	overflow set	٧
HI	higher than	!(C + Z)	PL	plus	!N
r2 _n	lower or same	C+Z	MI	minus	N
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LO", CSª	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7) On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, d Destination

Either source or destination

#n Immediate data, i Displacement **BCD** Binary Coded Decimal

Effective address

Long only; all others are byte only

Assembler calculates offset

Branch sizes: .8 or .5 -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

USP User Stack Pointer (32-bit) SP Active Stack Pointer (same as A7)

SSP Supervisor Stack Pointer (32-bit)

- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend
 - * set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #\$55,(A1)+	\$005008 00 00 05 D4 36 1F 88	A1 = \$0000500C
MOVE.B \$500D,2(A1)	\$005008 C9 10 36 C8 D4 36 1F 88	No change
MOVE.W #\$500D,-(A2)	\$005008 C9 10 11 C8 D4 36 50 0D	A2 = \$0000500E
MOVE.B 5(A0),-7(A2,D2.W)	\$005008 21 10 11 C8 D4 36 1F 88	No change
MOVE.L -4(A1),-5(A1,D0.W)	\$005008 E7 21 48 C0 D4 36 1F 88	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$FF + \$02	8	\$01	0	0	0	1
\$00FF + \$0002	16	\$0101	0	0	0	0
\$FFFF + \$FFFF	16	\$FFFE	1	0	0	1
\$FFFFFFF + \$8000000	32	\$7FFFFFF	0	0	1	1

Exercise 3

```
SpaceCount movem.l d1/a0,-(a7)
            clr.l
                    d0
\loop
            move.b (a0)+,d1
                    \quit
            beq
                    #' ',d1
\loop
            cmp.b
            bne
            addq.l #1,d0
            bra '
                    \loop
\quit
            movem.l
                    (a7)+,d1/a0
            rts
```

Exercise 4

Question	Answer
Give three assembler directives.	ORG, DC, EQU
How many status registers does the 68000 have?	Only one
What is the size of the CCR register?	8 bits
Which 68000 mode has limited privileges?	The user mode

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$00000002	D3 = \$0000AAAA	D5 = \$89000067					
D2 = \$0000001	D4 = \$0000AAAB	D6 = \$70000968					