# Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

#### Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = FFFF000A A0 = \$00005000 PC = \$00006000

D1 = \$10000002 A1 = \$00005008 D2 = \$0000FFFA A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

#### Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

## Exercise 3 (3 points)

Write the **StrLen** subroutine that returns the length of a string. A string of characters ends with a null character (the value zero). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u> : **A0.L** points to a string whose length is to be found.

Output: **D0.L** returns the length of the given string (not including the null character).

## Exercise 4 (2 points)

Answer the questions on the <u>answer sheet</u>.

Midterm Exam S3

#### Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
           move.l #$8765,d7
           moveq.l #1,d1
next1
            tst.b d7
            bpl
                   next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
            cmpi.b #$80,d7
                next3
            ble
           moveq.l #2,d2
next3
            clr.l
           move.l #$5555,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
                   #$45,d0
            move.w
loop4
            addq.l
                   #1,d4
            dbra
                   d0,loop4
                                 ; DBRA = DBF
           move.l d7,d5
next5
                   d5
            swap
            rol.l
                    #4,d5
next6
           move.l
                   d7,d6
                   #$86,d7
            cmpi.w
            blt
                    next6_1
            ror.w
                    #8,d6
            ror.b
                    #4,d6
next6_1
                    #4,d6
            rol.w
                    d6
            swap
quit
            illegal
```

Midterm Exam S3 2/6

EASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright @ 2004-2007 By: Chuck Kelly Opcode Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Description Operation XNZVC An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n BWL s,d On \*U\*U\*  $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ ABCD Add BCD source and eXtend bit to B Dy,Dx В -(Ay),-(Ax)  $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ destination, BCD result B ADD 4 BWL s,Dn Add binary (ADDI or ADDQ is used when S  $s + Dn \rightarrow Dn$ 8 S S 8 S d4 d d d d d source is #n. Prevent ADDQ with #n.L) Dn,d Ч Н On + d → d 8 ADDA WL Add address (.W sign-extended to .L) s,An  $s \mid s + An \rightarrow An$ S P S S S S S 2 S S S ADDI BWL #n.d d d d d  $\#n+d \rightarrow d$ Add immediate to destination d d d d 8 ADDQ 4 Add quick immediate (#n range: 1 to 8) BWL #n,d d d d d d d d d d  $\#n+d \rightarrow d$ S ADDX BWL Dy, Dx  $Dv + Dx + X \rightarrow Dx$ Add source and eXtend bit to destination 8 -(Ay),-(Ax)  $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ B -\*\*00 Logical AND source to destination BWL AND 4 s AND Dn -> Dn s,Dn В S 8 d d d d Dn AND d → d (ANDI is used when source is #n) Dn.d d d Ч -\*\*00 ANDI BWL #n,d d d d d d d d d #n AND d → d Logical AND immediate to destination S #n AND CCR → CCR ANDI B #n,CCR \_\_\_\_ Logical AND immediate to CCR 8 #n AND SR → SR ANDI 4 W Logical AND immediate to SR (Privileged) #n,SR -. \_ -8 BWL Dx,Dy Arithmetic shift Dy by Dx bits left/right ASL ĭ**≛**lr 8 --ASR Arithmetic shift Dy #n bits L/R (#n: 1 to 8) #n,Dy d S ız\_x d d d d d d d Arithmetic shift ds 1 bit left/right (.W only) Bcc BM<sub>3</sub> address<sup>2</sup> if cc true then Branch conditionally (cc table on back)  $address \rightarrow PC$ (8 or 16-bit ± offset to address) BCHG B L Dn.d e<sub>l</sub> NOT(bit number of d)  $\rightarrow$  Z Set Z with state of specified bit in d then d d d d d d d ď #n.d d d d d d d d  $NDT(bit n of d) \rightarrow bit n of d$ invert the bit in d BCLR B L Dn.d NDT(bit number of d)  $\rightarrow$  Z Set Z with state of specified bit in d then e d d d d d d d ď  $0 \rightarrow$ bit number of d d d d d d clear the bit in d #n,d d d BRA BW3 address<sup>2</sup> address → PC Branch always (8 or 16-bit ± offset to addr) RSFT RI Dnd el d d d d d d d NDT(bit n of d)  $\rightarrow$  Z Set Z with state of specified bit in d then ď d d d  $1 \rightarrow bit n of d$ set the bit in d #n,d d d d d BSR BW3  $PC \rightarrow -(SP)$ : address  $\rightarrow PC$ Branch to subroutine (8 or 16-bit ± offset) address<sup>2</sup> -\_ \_ \_ el BIZI B L Dn.d d d d d d d d d d NDT( bit Dn of d)  $\rightarrow Z$ Set Z with state of specified bit in d #n.d d d d d d d d d d NOT(bit #n of d)  $\rightarrow$  Z Leave the bit in d unchanged CHK s,Dn \*UUU s if Dn<0 or Dn>s then TRAP W Compare On with D and upper bound [s] е S 8 S 8 S S S S S -0100 CLR BWL d d d d d d d d d  $D \rightarrow d$ Clear destination to zero \_\*\*\* set CCR with Dn - s CMP ' BWL s,Dn Compare On to source В S S S S S 8 S S S **CMPA** s set CCR with An - s WL s,An 8 В Compare An to source S 2 S S S S S S S CMPI 4 BWL #n,d \_\*\*\* d d set CCR with d - #n Compare destination to #n + d d d d d d + S \_\*\*\* CMPM 4 BWL (Ay)+,(Ax)+ set CCR with (Ax) - (Ay) Compare (Ax) to (Ay); Increment Ax and Ay B DBcc Dn,addres<sup>2</sup> if cc false then {  $Dn-1 \rightarrow Dn$ Test condition, decrement and branch if  $Dn \Leftrightarrow -1$  then addr  $\rightarrow PC$ (16-bit ± offset to address) DIVS W s.Dn -\*\*\*0 В ±32bit Dn / ±16bit s → ±Dn Dn= [ 16-bit remainder, 16-bit quotient ] 2 2 2 2 2 2 2 2 2 -\*\*\*0 DIVU W s.Dn 8 S 32bit Dn / 16bit s → Dn Dn= [ 16-bit remainder, 16-bit quotient ] S S S S S S S S -\*\*00 Dn XOR d → d EOR ' BWL Dn,d 9 d d d d d d d Logical exclusive DR Dn to destination d EDRI 4 -\*\*00 d #n XDR d → d Logical exclusive DR #n to destination BWL #n.d d d d d d d 8 Logical exclusive DR #n to CCR EDRI 4 B #n.CCR #n XOR CCR → CCR --2 EDRI 4 W #n,SR s #n XDR SR → SR Logical exclusive DR #n to SR (Privileged) EXG L Rx,Ry register ←→ register Exchange registers (32-bit only) В B \*\*00 WL Dn d Dn.B → Dn.W | Dn.W → Dn.L Sign extend (change .B to .W or .W to .L) EXT ---=-ILLEGAL  $PC \rightarrow -(SSP); SR \rightarrow -(SSP)$ Generate Illegal Instruction exception ^d → PC Jump to effective address of destination JMP d d d d d d d d  $PC \rightarrow -(SP)$ :  $\uparrow d \rightarrow PC$ JSR d . d d push PC, jump to subroutine at address d d d d d d LEA L s,An  $\uparrow_s \rightarrow An$ Load effective address of s to An В 2 8 2 8 2 8 2  $An \rightarrow -(SP)$ ;  $SP \rightarrow An$ : LINK Create local workspace on stack An.#n  $SP + \#n \rightarrow SP$ (negative n to allocate space) LSL BWL Dx,Dy \*\*\*0\* Logical shift Dy, Dx bits left/right X Tr В LSR Logical shift Dy, #n bits L/R (#n: 1 to 8) d #n,Dy 8 ı,⊈X Logical shift d 1 bit left/right (.W only) d d d d d d d d -\*\*00  $s^4 s \rightarrow d$ MOVE BWL s,d В Move data from source to destination В В В В В В B S S MOVE W s,CCR  $s \mid s \rightarrow CCR$ Move source to Condition Code Register 8 . S 8 S S S S S S MOVE W s,SR  $s \mid s \rightarrow SR$ -Move source to Status Register (Privileged) 8 S S S 8 S S 8 S 5 MOVE W SR,d d d d d d d d d  $SR \rightarrow d$ Move Status Register to destination MOVE L USP,An d USP → An Move User Stack Pointer to An (Privileged) An,USP An → USP Move An to User Stack Pointer (Privileged) S BWL XNZVC Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC)

Opcode	Size	Operand	CCR	E	ffer	ctive	Addres	s s=s	ource.	d=destina	tion. e	=eithe	r. i=dis	placemen	t	Operation	Description
оришио	BWL	s,d	XNZVC	_	_	(An)				(i,An,Rn)						оры илы	
MOVEA <sup>4</sup>	-	s,An		2	В	S	2	8	8	S	S	S	S	8		s → An	Move source to An (MDVE s.An use MDVEA)
MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MOTEN	***	s,Rn-Rn		: <del>-</del> :		2	s	-	8	8	2	S	8	8	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A.$	Move Dn to/from alternate memory bytes
, and the	31.5	(i,An),Dn		d		_	_		8	-	-	-	-		-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ <sup>4</sup>	1	#n,Dn	-**00	d	20.00	-	-	-	-	1.0	_	-			8	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	В	-	S	s	S	S	8	S	S	S	8		±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	В	-	2	S	8	8	8	S	S	S	8		16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	-	d	****	d	-	d	ď	d	d	d	d	d	-	-	-	D - q → q	Negate destination (2's complement)
NEGX	BWL		****	d		d	d	d	d	ď	d	d	-	-	-	D-q-X → q	Negate destination with eXtend
NOP	DITE	u		-		-	-	_	-	-	-	-	2	2	-	None	No operation occurs
NOT	BWL	d	-**00	d		d	d	d	d	d	ф	d	-	134	_	NDT(d) → d	Logical NOT destination (I's complement)
DR <sup>4</sup>		s,Dn	-**00	В		S	8	2	8	8	8	S	S		s <sup>4</sup>	s DR Dn → Dn	Logical DR
пк	DIVL	Dn,d		8	ene Ses	ď	ď	ď	ď	ď	ď	ď	<u> </u>	-		Dn DR d → d	(ORI is used when source is #n)
DRI <sup>4</sup>	BWL	#n,d	-**00	q	242	d	d	d	d	d	d	d	-	54	S	#n DR d → d	Logical DR #n to destination
DRI 4	В	#n,CCR		-		-	-	-	-	-	-	-	-	7.00	8	#n DR CCR → CCR	Logical DR #n to CCR
DRI <sup>4</sup>	W	#n,SR				-	-	_	-	-	_	180	-	0.75	_	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	-"	8		-		S	<u> </u>	-	S		8		8	0.500	-	↑s → -(SP)	Push effective address of s onto stack
RESET	L	9		-	-	-	-	÷	-	- 8	- 8	- 8	- 8	2 -		Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	-	-	-	-	÷	-		÷	-	-	-	-	ASSELT KEDE I FINE	
RDR	DAAT	#n,Dy	1.7700 <b>U</b> .0	8					-	-	5.00		500	-		[ <del>-                                     </del>	Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8)
иши	W	#n,uy		d	25.00 2000	- d	d	ď	d	d	- d	d		-	2		Rotate d 1-bit left/right (.W only)
RDXL		Dx.Dy	***0*	-		-	u	- u	- u	- u	u	- u	÷	-	-	x	Rotate Dy, Dx bits L/R, X used then updated
ROXR	DIAL	#n,Dy	0	q B	0.50 1927	-	2	-	2		0	200	2	-	2	C → X	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUM	W	d d		u		d	d	d	d	d	d	d	8	0.71 0.40	-	X T	Rotate destination 1-bit left/right (.W only)
RTE	11	u		_	-	-	-	-	-	-	- -	- -	-	-		$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR	-						-	-		-		-		14	_	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS	-			-		_	- 2	- 10	-	2		-	- Si - E	2	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-		_	-	-		-		1040		$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000	u	-(Ay),-(Ax)					_	В	_		_			-		$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d		d	d	d	д	d	d	d	-	72		If cc is true then I's $\rightarrow$ d	If cc true then d.B = 111111111
DLL	u	u		u		l u	u	u	u	u	u	u	8	155		else D's → d	else d.B = 00000000
STOP		#n	=====			-		_	-	-		-	-	-	_	#n → SR; STDP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	В	-	-	-			200		332			-	Dn - s → Dn	Subtract binary (SUBI or SUBO used when
auu	DIVL	Dn,d	29922000000		s d <sup>4</sup>	q	a d	g S	g g	g d	g S	s d	2	2	9	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA <sup>4</sup>	WL	s,An		8	8	S	2	S		1000	8	S	8		8	An-s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	- 8	d	d d	d	s d	g d	q	q	- 8	- 8		d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	_	d	d	d	d	d		d	d	-			d - #n → d	Subtract quick immediate (#n range: 1 to 8)
ZNBX		Dy,Dx	****	d	-	0	-	0	-	d	-	-	0	95 9 <u>2</u>	8		Subtract quick immediate (#n range: 1 to a)
PODY	DAAT	-(Ay)(Ax)	V15076V31.3E2-60	6	-				-		-	-	0		-	$Dx - Dy - X \rightarrow Dx$ $-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	_	-	-	-	В	_						-		
TAS	В		-**00	d d		d	- 1	-	-	٠.	- d	- 4	-	100	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn  N and Z set to reflect d, bit7 of d set to 1
	0	d #n		u	-		d -	d	d -	d	U	d	- 430		-	test d→CCR; 1 → bit7 of d	
TRAP		#11		-	-	-	-	-	-	-	_		-	S(2)	2	PC →-(SSP);(928);	Push PC and SR, PC set by vector table #n
TRAPV	-										-		-			(vector table entry) → PC If V then TRAP #7	(#n range: 0 to 15)  If overflow, execute an Overflow TRAP
	BWL		-**00			- 1	-	-	-1	- 1	-	- 1	5	1571	100		
121	DAAT		00	d	1	d	ф	d	d	d	d	d	-	(S)	-	test d → CCR	N and Z set to reflect destination
UNLK	DWI	An	XNZVC	n-	d A-	/A-N	(A-)	- /A-N	f: A=V	/: A = T = 1	- W	-b-1	(: DD)	/: OC D_\		$An \rightarrow SP$ ; $(SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	b,z	ANZVC	un	An	(AII)	(An)+	-(An)	(I,AII)	(i,An,Rn)	HDS.W	ads.L	(1,47)	(i,PC,Rn)	#11		<u> </u>

Cor	ndition Tests (+ [	IR, I NOT,	ΦXD	R; " Unsigned, " Alte	rnate cc )	
CC	Condition	Test		Condition	Test	
T	true	1	VC.	overflow clear	!V	
F	false	0	VS.	overflow set	٧	
HI	higher than	!(C + Z)	PL	plus	!N	
rz <sub>n</sub>	lower or same	C + Z	MI	minus	N	
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)	
LO", CSª	lower than	C	LT	less than	(N ⊕ V)	
NE	not equal	1Z	GT	greater than	$![(N \oplus V) + Z]$	
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$	

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7)
On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement BCD Binary Coded Decimal
- ↑ Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend
  - \* set according to operation's result, ≡ set directly
  - not affected, O cleared, 1 set, U undefined
- Branch sizes: .8 or .\$ -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Last name:	. First name:	Group.
Lust manne.	· 1 113t 11tht.	G10up

# ANSWER SHEET TO BE HANDED IN

### Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W #\$2A,(A0)+		
MOVE.W \$500A,-2(A1)		
MOVE.L #45,-(A1)		
MOVE.B 11(A0),-9(A2,D2.W)		
MOVE.L -2(A1),-16(A1,D0.W)		

#### Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$8A + \$A8	8					
\$8A + \$A8	16					
\$5243 + \$7ACD	16					
\$80000000 + \$80000000	32					

# Exercise 3

StrLen	

# Exercise 4

Question	Answer
Are the BRA and BSR instructions equivalent?	
Are the JMP and JSR instructions equivalent?	
What is the size of the data bus of the 68000?	
Give three instructions relative to subroutines.	

# Exercise 5

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.							
<b>D1</b> = \$	<b>D3</b> = \$	<b>D</b> 5 = \$					
<b>D2</b> = \$	<b>D4</b> = \$	<b>D6</b> = \$					