Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF000A A0 = \$00005000 PC = \$00006000 D1 = \$1000002 A1 = \$00005008 D2 = \$0000FFFA A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the **N**, **Z**, **V** and **C** flags.

Exercise 3 (3 points)

Write the **StrLen** subroutine that returns the length of a string. A string of characters ends with a null character (the value zero). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u> : **A0.L** points to a string whose length is to be found.

<u>Output</u> : **D0.L** returns the length of the given string (not including the null character).

Exercise 4 (2 points)

Answer the questions on the <u>answer sheet</u>.

Exercise 5 (6 points) Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$8765,d7	
next1	moveq.l tst.b bpl moveq.l	<mark>d7</mark> next2	
next2	moveq.l cmpi.b ble moveq.l	<mark>#\$80,d7</mark> next3	
next3	clr.l	d3	
loop3	addq.l subq.b bne		
next4	clr.l	d4	
loop4	move.w addq.l dbra	#\$45,d0 #1,d4 d0,loop4	; DBRA = DBF
next5	move.l swap rol.l	d7,d5 d5 #4,d5	
next6		d7,d6 #\$86,d7 next6_1 #8,d6 #4,d6	
next6_1	rol.w swap	#4,d6 d6	
quit	illegal		

EASy68K Quick Reference v1.8

http://www.wowgwep.com/EASy68K.htm

Copyright © 2004-2007 By: Chuck Kelly

		n quic							1.000	and the second sec	22 IV 13 10 10 10	-		MI/EA3	-	SK.IIIII Copyrigin	IL @ 2004-2007 By. Chuck Kelly
Opcode			CCR						ource,	d=destina	tion, e	=eithe	r, i=dis	placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	B -	-	-	15. 12	- 8	-	-	2	-	-	-		$\begin{array}{l} Dy_{10} + Dx_{10} + X \rightarrow Dx_{10} \\ -(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10} \end{array}$	Add BCD source and eXtend bit to destination, BCD result
ADD ⁴	BWL	s,Dn Dn,d	****	8	s d ⁴	s d	s d	s d	s d	s d	s d	s d	8	8 -	s ⁴	$s + Dn \rightarrow Dn$ Dn + d $\rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
10014	34/1			8	+		1	-	-								
ADDA 4	WL	s,An		S	8	S	S	S	S	8	S	S	8	8	S	$s + An \rightarrow An$	Add address (.W sign-extended to .L)
ADDI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	12		$\#n + d \rightarrow d$	Add immediate to destination
ADDQ ⁴	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-		S	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	****	e -		-	8 - 12	- 8	1	-	-	-	2	-		$Dy + Dx + X \rightarrow Dx$ -(Ay) + -(Ax) + X \rightarrow -(Ax)	Add source and eXtend bit to destination
AND 4	BWL	s,Dn	-**00	B		S	S	5	8	8	8	S	S	8	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		B		d	d	d	d	d	d	d	-	-	-	Dn AND d \rightarrow d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00		-	d	d	d	d	d	d	d	-	-	s	#n AND d \rightarrow d	Logical AND immediate to destination
ANDI 4	B	#n,CCR		-	-	-	-	-	-	-	-	-	-	-		$\#$ n AND CCR \rightarrow CCR	Logical AND immediate to CCR
ANDI 4	W	#n,SR			-		-	-	-	-	-	-	-	-	-	$\#n \text{ AND SR} \rightarrow SR$	Logical AND immediate to SR (Privileged)
			****	-	-	-	-	-	-			-	-		8		
ASL	BWL	Dx.Dy		B	85 5 3 		15		-	-			2	-	888		Arithmetic shift Dy by Dx bits left/right
ASR		#n.Dy		d	-	-	2		5	122	2	-	2	-	S	⋤⋶──┐⋢⋩	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d				d	d	d	d	d	d	d				2	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BM ₃	address ²			-	7	-	-	-		-	-	-	5 7 5	1	if cc true then address \rightarrow PC	Branch conditionally (cc table on back) (8 or 16-bit ± offset to address)
BCHG	BL	Dn,d	*	e,	-	d	d	d	d	d	d	d		-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	1.11	#n,d		ď		d	d	d	d	d	d	d	-	-	S	NDT(bit n of d)→ bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	121	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
DULK		#n,d		ď		d	d	d	d	d	d	d	-	-		0 → bit number of d	clear the bit in d
004	mu3		000000000		-		-				<u> </u>		-	-			
BRA	BW ³	address ²		-		-	-	-	-	-	-	•	-	-	1	address \rightarrow PC	Branch always (8 or 16-bit ± offset to addr)
BSET	BL	Dn.d	*	B	•	d	d	d	d	d	d	d	-	-	•	NDT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
	-	#n,d		ď	2	d	d	d	d	d	d	d	. H.		S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-		-		-	-	-		-				PC \rightarrow -(SP); address \rightarrow PC	Branch to subroutine (8 or 16-bit ± offset)
BTST	BL	Dn,d	*	el		d	d	d	d	d	d	d	d	d		NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NDT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*บบบ	e	-	S	8	8	8	8	5	S	5	S	-	if Dn <d dn="" or="">s then TRAP</d>	Compare Dn with D and upper bound (s)
CLR	BWL	d	-0100		1.	d	d	d	d	d	d	d	-	-		D → d	Clear destination to zero
CMP ⁴		s,Dn	_****	B	s ⁴	-		-					-		s ⁴	set CCR with Dn – s	Compare Dn to source
			_****	-	+	8	S	8	8	8	8	8	S	8			
CMPA ⁴	WL	s,An	_****	5	B	S	S	S	S	8	8	S	S	8		set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	a server server a server	d		d	d	d	d	d	d	d	-		S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-****	-	-	-	B		-	್			5	876		set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	20	-	-	-	-	dan b	if cc false then { Dn-1 → Dn if Dn <> -1 then addr → PC }	Test condition, decrement and branch (16-bit ± offset to address)
DIVS	W	s,Dn	-***0	B	8 .	S	S	S	S	8	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	B	-	S	s	S	S	S	S	S	S	8	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
EDR ⁴		Dn,d	-**00		-	d	d	d	d	d	d	d	-	-	1.77	Dn XDR d \rightarrow d	Logical exclusive DR Dn to destination
		#n,d	-**00			d	d	d	d	d	d	d	-	-		#n XDR d \rightarrow d	Logical exclusive DR #n to destination
EDRI ⁴	8	#n,CCR		u		u	-	u	-	-	-	u			•	#n XDR CCR \rightarrow CCR	
				-	-	-		-	-		-	-	-		8		Logical exclusive DR #n to CCR
EDRI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	$\#_n XDR SR \rightarrow SR$	Logical exclusive DR #n to SR (Privileged)
EXG		Rx,Ry		B	B	-	-	-	-	1.00	-	-	-	-	-	register $\leftarrow ightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	- H	-	-	:+:		-				$Dn.B \rightarrow Dn.W Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	0.70	-		-	-		-	-	-		t.	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	Îd → PC	Jump to effective address of destination
JSR		d		-	-	d	12	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	1	s,An			B	s	-		8			-				$\uparrow_s \rightarrow An$	Load effective address of s to An
LINK	L			-	-	8	-	-	8	8	8	S	8	8	-		
2223222		An,#n				-			-		-	-	-		a s s	$\begin{array}{l} An \rightarrow -(SP); SP \rightarrow An; \\ SP + \#n \rightarrow SP \end{array}$	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx.Dy	***0*	B	-	-	-	-	-	124	-	-	-	9 4 1	1		Logical shift Dy, Dx bits left/right
LSR		#n.Dy		d		5	5	2	1	-	5			-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
MOVE ⁴	BWL	s,d	-**00	B	s ⁴	B	В	В	B	В	B	В	8	8		s→d	Move data from source to destination
MOVE	W	s,CCR		S	-	8	5	S	8	S	S	S	S	8	8	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR		s	: - :	5	S	8	8	8	8	S	S	8		$s \rightarrow SR$	Move source to Status Register (Privileged)
	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
MILVE				-	1	- u	-	-	- U	-	- u	4	-	100		USP \rightarrow An	Move User Stack Pointer to An (Privileged)
	1								-			-	-		1		I MOVE DAEL DIRECT DINIEL IN AN (PRIVILEGED)
MDVE MDVE	L	USP,An An USP	and and a	1	d						_						Move An to User Stack Deinter (Deivilgend)
	L BWL	USP,An An,USP s,d	XNZVC	-	S	-		- -(An)	-	- (i,An,Rn)	-	-	-	- (i,PC,Rn)	-	An → USP	Move An to User Stack Pointer (Privileged)

Opcode	Size	Operand	CCR	1	Effe	tive	Addres	S 5=5	OURCE,	d=destina	tion, e	=eithe	ır, i=dis	placemen	ıt	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i.PC)	(i.PC.Rn)	#n		
MOVEA ⁴	WL	s,An		8	B	8	5	8	S	S	8	S	S	8	-	s → An	Move source to An (MDVE s,An use MDVEA)
MOVEM ⁴		Rn-Rn,d		-		d	14	d	d	d	d	d	-		-	Registers $\rightarrow d$	Move specified registers to/from memory
		s,Rn-Rn		8 7		5	S	-	8	S	S	S	s	8		s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn.(i,An)		s	-	-	1	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-		-	S	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d		-		-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	B	-	S	S	S	8	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	В	-	S	S	S	S	8	S	S	S	S	s	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	8	d	*U*U*	d	-	d	d	d	d	d	d	d	-		-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	1. .	D-d→d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	D-d-X→d	Negate destination with eXtend
NOP		-		-	-	-	121	-	-	120	-	-	1 2 1	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-		-	$NDT(d) \rightarrow d$	Logical NDT destination (I's complement)
DR ⁴	BWL	s,Dn	-**00	B		S	s	S	S	S	S	S	s	S	s ⁴	s DR Dn \rightarrow Dn	Logical DR
DIV.	0.01	Dn.d		B		ď	ď	ď	d	d	d	d	2	-	-	Dn DR d \rightarrow d	(ORI is used when source is #n)
DRI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	$\#_n \ DR \ d \rightarrow d$	Logical DR #n to destination
DRI ⁴	B	#n.CCR		-	-	-	-	-	-	-	-	-	-	-	S	$\#_n \text{ DR CCR} \rightarrow \text{CCR}$	Logical DR #n to CCR
DRI 4	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	5	$\#n \text{ DR SR} \rightarrow \text{SR}$	Logical DR #n to SR (Privileged)
PEA		8 S		-	-	S	08 1 <u>1 1</u>	-	8	8	5	8	8	8	•	$\uparrow_{s} \rightarrow -(SP)$	Push effective address of s onto stack
RESET		٥				-	-	-	-	-	-	a	-	-	Saul	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	B	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR	UNL	#n,Dy		d		1	2	<u> </u>			2			-		°.▲-└────→	Rotate Dy, #n bits left/right (#n: 1 to 8)
NUN	W	d d		u		d	d	d	d	d	d	d		-	5 -		Rotate d 1-bit left/right (.W only)
RDXL	BWL	Dx.Dy	***0*	-		u	- U	-	u	u	u	u	-	-		X	Rotate Dy, Dx bits L/R, X used then updated
RDXR	DWL	#n,Dy		B d	0.50 1920	2	12	2		-	2	-	2	-			Rotate Dy, #n bits left/right (#n: 1 to 8)
NUM	W	d d		u		d	d	d	d	d	d	d		0.50	5		Rotate destination 1-bit left/right (.W only)
RTE	n	u		-		u	u	- u	-	- -	- u	u -	-	-		(SP) + \rightarrow SR; (SP) + \rightarrow PC	Return from exception (Privileged)
RTR	-			-	-		-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS	-			-	-			-	-	-				-	-	$(SP)+ \rightarrow PC$	Return from subroutine
SBCD	B	Dy,Dx	*U*U*	e	-	-	-	-	-	-	-		-	-	-	$Dx_0 - Dy_0 - X \rightarrow Dx_0$	Subtract BCD source and eXtend bit from
3000	D	-(Ay),-(Ax)		E		-	-	B	-		-	-	<u> </u>	-	-		destination, BCD result
Scc	8	-(Ay),-(AX) d		d	-	d	d	d	d	d	d	d	-		1000	$\frac{-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}}{\text{If cc is true then I's } \rightarrow d}$	If cc true then d.B = 11111111
000	D	u		u	-	u	u	u	u	u	u	u		-	-	else D's \rightarrow d	10.2
STOP	- 8	#n				-			-		-		-			$\#_n \rightarrow SR; STDP$	00000000 = 8.b szla
SUB 4	THAT I		*****	-	-	-		-				•		-	s s ⁴		Move #n to SR, stop processor (Privileged)
208	BWL	s,Dn		B	s d ⁴	S	S	S	8	8	8	S	8	S	2	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBD used when
DUDA 4	WI	Dn,d		8	-	d	d	d	d	d	d	d	-	120		d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An	*****	S	8	8	S	S	S	8	S	S	8	8	8	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n.d	*****	d	-	d	d	d	d	d	d	d	-	-	-	d-#n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	57	8	d-#n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy.Dx	*****	B	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)	-**00	-	-	-	-	B				-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn		d	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	8	d	-**00	d	•	d	d	d	d	d	d	d	-	-	•	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	8	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TRADY													-			(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV	-			-	-	-	-	-	-		-	-	5		्त्र	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	1	test d \rightarrow CCR	N and Z set to reflect destination
UNLK	-	An		-	d	-	-	-	-	-	-	-	-	: : :	-	An \rightarrow SP: (SP)+ \rightarrow An	Remove local workspace from stack
	BWL	s,d	XNZVC	On	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Co	ndition lests (+ L	IR, INUI, O	θXU	R; " Unsigned, " Alte	rnate cc)
CC	Condition	Test	CC	Condition	Test
T	true	1	VC	overflow clear	١V
F	false	0	VS	overflow set	٧
HI	higher than	!(C + Z)	PL	plus	IN
LS"	lower or same	C + Z	MI	minus	N
HS", CC*	higher or same	10	GE	greater or equal	!(N ⊕ V)
LO", CSª	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination s
- Either source or destination B
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- 1 Effective address
- Long only; all others are byte only 2
 - Assembler calculates offset
 - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

3

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend
- * set according to operation's result, \equiv set directly
- not affected, O cleared, 1 set, U undefined

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W #\$2A,(A0)+	\$005000 00 2A 18 B9 E7 21 48 C0	A0 = \$00005002
MOVE.W \$500A,-2(A1)	\$005000 54 AF 18 B9 E7 21 11 C8	No change
MOVE.L #45,-(A1)	\$005000 54 AF 18 B9 00 00 00 2D	A1 = \$00005004
MOVE.B 11(A0),-9(A2,D2.W)	\$005000 54 C8 18 B9 E7 21 48 C0	No change
MOVE.L -2(A1),-16(A1,D0.W)	\$005000 54 AF 48 C0 C9 10 48 C0	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	Ν	Z	V	С
\$8A + \$A8	8	\$32	0	0	1	1
\$8A + \$A8	16	\$0132	0	0	0	0
\$5243 + \$7ACD	16	\$CD10	1	0	1	0
\$80000000 + \$80000000	32	\$0000000	0	1	1	1

<u>Exercise 3</u>

StrLen	move.l a0,-(a7)
	clr.l d0
\loop	tst.b (a0)+ beq \quit
	addq.l #1,d0 bra \loop
\quit	movea.l (a7)+,a0 rts

Exercise 4

Question	Answer
Are the BRA and BSR instructions equivalent?	No
Are the JMP and JSR instructions equivalent?	No
What is the size of the data bus of the 68000?	16 bits
Give three instructions relative to subroutines.	BSR, JSR, RTS

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
D1 = \$00000001	D3 = \$00000055	D5 = \$76500008						
D2 = \$00000002	D4 = \$00000046	D6 = \$76580000						