Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0010 A0 = \$00005000 PC = \$00006000 D1 = \$10000002 A1 = \$00005008 D2 = \$FFFFFF0 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the **N**, **Z**, **V** and **C** flags.

Exercise 3 (2 points)

Let us consider the following programs. Complete the table shown on the answer sheet.

move.l ror.b rol.l ror.w swap	#\$76543210,d1 #4,d1 #8,d1 #4,d1 d1 #4 d1
rol.w	#4,d1

move.l	#\$76543210,d2
swap	d2
ror.l	#4,d2
ror.l	d2 #8,d2 #4,d2 #8,d2

Exercise 4 (3 points)

Answer the questions on the <u>answer sheet</u>.

Exercise 5 (6 points) Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$ff11ff,d7
next1	moveq.l tst.l bpl moveq.l	d7 next2
next2	moveq.l tst.b bmi moveq.l	d7 next3
next3 loop3	clr.l move.l addq.l subq.w bne	d3 #\$fffffff,d0 #1,d3 #1,d0 loop3
next4 loop4	clr.l move.w addq.l dbra	d4 #\$100,d0 #1,d4 d0,loop4 ; DBRA = DBF
next5	moveq.l cmp.b bgt moveq.l	#\$42,d7 next6
next6	moveq.l cmp.b bls moveq.l	#\$42,d7 quit
quit	illegal	

Opcode		K Quic	CCR									•	•	m/EAS placemen	-	Operation	t © 2004-2007 By: Chuck Kelly Description
Ihcons	BWL	s.d	XNZVC	-	An	(An)	(An)+	-(An)		u=uestina (i.An.Rn)				(i.PC.Rn)		operation	Description
BCD	B	Dy,Dx	*U*U*	e	All	(AII)	(AII) ·	-(AII)	(1,411)	(CARLINI)	-	dua.L	(1,1 6)	-		Dy ₁₀ + Dx ₁₀ + X → Dx ₁₀	Add BCD source and eXtend bit to
060	D	-(Ay),-(Ax)	0.0	e	-	-	-	-	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	
DD ⁴	DWI		****	-	-	-		е		-		-	-		- 4	$(Ay)_{10} + (Ax)_{10} + x \rightarrow (Ax)_{10}$ s + Dn \rightarrow Dn	
DD .	BWL	s,Dn		В	s d ⁴	S	S	S	S	S	S	S	S	S			Add binary (ADDI or ADDQ is used when
DDA Å		Dn,d		е	+	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA 4		s,An		S	e	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
DDI ⁴		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	-	#n + d → d	Add immediate to destination
DDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
DDX	BWL	Dy,Dx	*****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ND ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
NDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
NDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n AND CCR → CCR	Logical AND immediate to CCR
NDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n:1 to
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	⋤⋳⋳⋳⋼⋤⋩	Arithmetic shift ds 1 bit left/right (.W onl
CC	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
	2															address \rightarrow PC	(8 or 16-bit ± offset to address)
BCHG	ΒL	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d	-	d	d	d	d	d	d	d	-	-	s	NOT(bit n of d) → bit n of d	invert the bit in d
CLR	ΒL	Dn,d	*	el	-	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
ULIN		#n.d		d	-	d	d	d	d	d	d	d	-	-		0 → bit number of d	clear the bit in d
RA	BW3	address ²		u	_	- u	-	- u	- u	-	- u	-	-	-	-	address \rightarrow PC	Branch always (8 or 16-bit ± offset to ad
SET		Dn,d	*	e ¹	-	- d	d	d	- d	d	- d	d	-	-	-		Set Z with state of specified bit in d then
961	вL	#n,d		d1	-	d	d	d	d	d	d	d	-		-	NDT(bit n of d) \rightarrow Z 1 \rightarrow bit n of d	set the bit in d
SR	BW3			u -	-	-	-	-	-	-	-	-	-	-			
		address ²	*		-	-								-	-	$PC \rightarrow -(SP); address \rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
TST	ΒL	Dn,d		e ¹	-	d	d	d	d	d	d	d	d	d	-	NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d	4	ď	-	d	d	d	d	d	d	d	d	d		NDT(bit #n of d) $\rightarrow Z$	Leave the bit in d unchanged
HK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S		if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound [s]
LR		d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow d$	Clear destination to zero
MP ⁴		s,Dn	-***	е	s4	S	S	S	S	S	S	S	S	S	s4	set CCR with Dn – s	Compare Dn to source
MPA ⁴		s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An – s	Compare An to source
MPI ⁴		#n,d	-***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
MPM ⁴	BWL	(Ay)+,(Ax)+	-****	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
Bcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 $ ightarrow$ Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
IVS	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
IVU	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	s	S	s	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
OR ⁴		Dn,d	-**00	е	-	h	d	d	h	h	h	d	-	-		Dn XOR d \rightarrow d	Logical exclusive DR Dn to destination
ORI ⁴	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	#n XOR d → d	Logical exclusive DR #n to destination
ORI 4	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-			Logical exclusive DR #n to CCR
ORI ⁴	W	#n,SR	=====			-	-	-	-	-	-	-	-	-			Logical exclusive DR #n to SR (Privileged
XG	"	Rx,Ry		e	e	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	Е	-	-	-	-	-	-	-	-	-	-		Sign extend (change .B to .W or .W to .L)
LEGAL	۳L	ווע		a	-	-	-	-	-	-	-	-	-		-		Generate Illegal Instruction exception
		1		-	-	-		-						-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	
MP		d		-	-	d	-	-	d	d	d	d	d	d	-	$\uparrow d \rightarrow PC$	Jump to effective address of destination
SR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address of
EA	L	s,An		-	В	S	-	-	S	S	S	S	S	S	-	îs → An	Load effective address of s to An
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
SL	BWL	Dx.Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X	Logical shift Dy, Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	°→cccccccccccccccc	Logical shift d I bit left/right (.W only)
		s,d	-**00	е	s ⁴	e	e	e	E	E	e	e	S	S	s ⁴	s → d	Move data from source to destination
		s,CCR	=====	S	-	S	S	S	S	S	S	S	s	S	s	$s \rightarrow CCR$	Move source to Condition Code Register
OVE ⁴		S. L. R	-	1.0	1		<u> </u>				<u> </u>	<u> </u>					Move source to Status Register (Privilege
OVE ⁴ OVE	W				-												
IOVE ⁴ IOVE IOVE	W	s,SR	=====	s	-	s	s	S d	S	s	s	s d	S	S			
10VE ⁴ 10VE 10VE 10VE	W W W	s,SR SR,d		d	- - J	d	d	s d	d	d	d	s d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
OVE ⁴ OVE OVE	W W W	s,SR		-	- - d s												

Computer Architecture – EPITA – S3 – 2020/2021

Computer Architecture -	- EPITA -	- S3 –	2020/2021
-------------------------	-----------	--------	-----------

	-	-		-													
Opcode		Operand	CCR											placemen		Operation	Description
LIDUT-1	BWL	s,d	XNZVC		An		(An)+	-(An)	(i,An)	(i,An,Rn)		abs.L	1	(i,PC,Rn)			
MOVEA ⁴		s,An		S	e	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers \rightarrow d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	$s \rightarrow Registers$	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	-	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d ₁₀ - X 🗲 d	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X 🗲 d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s DR Dn → Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn OR d \rightarrow d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n DR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	====	-	-	-	-	-	-	-	-	-	-	-	s	#n DR CCR → CCR	Logical OR #n to CCR
ORI 4	W	#n,SR	====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow PC$	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
	-	-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	B	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
	-	-		-		-	ũ	ŭ	-	-	-	-				else D's \rightarrow d	else d.B = 00000000
STOP		#n	====	-	-	-	-	-	-	-	-	-	-	-	s	$\#n \rightarrow SR; STOP$	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	е	S	S	s	S	S	S	S	S	s	S		$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
000		Dn.d		e	d ⁴	ď	ď	ď	d	ď	ď	ď	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴	WL	s,An		S	e	S	s	s	S	s	s	S	S	S	s	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	6	d	d	d	d	ď	d	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		#11,u Dy,Dx	****	-	u	u	- U	u -	- u	u	- U	- U	-	-	8	$Dx - Dy - X \rightarrow Dx$	Subtract quick initiatie (#11 range: 1 to 6) Subtract source and eXtend bit from
2007	DWL	-(Ay),-(Ax)		е	-	-	-		-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	w	Dn	-**00	d	-	-	-	е		-	-	-		-	-		
			-**00	d d	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	В	d "		d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP);SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TRUCH																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, ∮NDT, ⊕ XDR; " Unsigned, " Alternate cc)										
CC	cc Condition		CC	Condition	Test						
T	true	1	VC	overflow clear	!V						
F	false	0	VS	overflow set	V						
HI	higher than	!(C + Z)	PL	plus	!N						
LS"	lower or same	C + Z	MI	minus	N						
HS", CCª	higher or same	1C	GE	greater or equal	!(N ⊕ V)						
LO", CSª	lower than	С	LT	less than	(N ⊕ V)						
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]						
EQ	equal	Z	LE	less or equal	(N⊕V) + Z						

- An Address register (16/32-bit, n=0-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination s
- Either source or destination e #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- î Effective address

- 2 Assembler calculates offset 3
- Long only; all others are byte only

 - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

Distributed under the GNU general public use license.

4

Last name: Group: First name:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #\$5006,-(A2)		
MOVE.L \$5006,-4(A2)		
MOVE.B #32,(A1)+		
MOVE.B 5(A2),3(A2,D2.L)		
MOVE.L -4(A2),-16(A2,D0.W)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	Ν	Z	V	С
\$67 + \$A8	8					
\$67 + \$A8	16					
\$FF67 + \$FFA8	16					
\$FFFFF60 + \$00000100	32					

Exercise 3

Values of registers after the execution of the program.							
Use the 32-bit hexadecimal representation.							
D1 = \$	D 2 = \$						

Exercise 4

Question	Answer
How many data registers does the 68000 have?	
How many address registers does the 68000 have?	
How many program counters does the 68000 have?	
How many stack pointers does the 68000 have?	
How many status registers does the 68000 have?	
How many levels of privilege does the 68000 have?	

<u>Exercise 5</u>

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.									
D1 = \$	D 3 = \$	D5 = \$							
D 2 = \$	D 4 = \$	D6 = \$							