# Key to Midterm Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

#### Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $FFFF0010 A0 = $00005000 PC = $00006000 D1 = $10000002 A1 = $00005008 D2 = $FFFFFFF A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

#### Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

# Exercise 3 (2 points)

Let us consider the following programs. Complete the table shown on the <u>answer sheet</u>.

```
move.l #$76543210,d1
ror.b #4,d1
rol.l #8,d1
ror.w #4,d1
swap d1
rol.w #4,d1
```

```
move.l #$76543210,d2
swap d2
ror.l #4,d2
swap d2
ror.l #8,d2
ror.w #4,d2
rol.l #8,d2
```

# Exercise 4 (3 points)

Answer the questions on the <u>answer sheet</u>.

## Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
           move.l #$ff11ff,d7
           moveq.l #1,d1
next1
           tst.l d7
           bol
                  next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
           tst.b d7
           bmi
                  next3
           moveq.l #2,d2
next3
           clr.l
           move.l #$fffffff,d0
loop3
           addq.l #1,d3
           subq.w #1,d0
           bne
                   loop3
next4
           clr.l
                   d4
           move.w #$100,d0
           addq.l #1,d4
loop4
           dbra
                   d0,loop4
                               ; DBRA = DBF
next5
           moveq.l #1,d5
           cmp.b #$42,d7
           bgt
                  next6
           moveq.l #2,d5
next6
           moveq.l #1,d6
           cmp.b #$42,d7
                   quit
           bls
           moveq.l #2,d6
           illegal
quit
```

	_	K Quic								•		_	•	m/EAS	•	1	t © 2004-2007 By: Chuck Kelly	
Opcode		-	CCR	-	_									placemen		Operation	Description	
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n			
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to	
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result	
ADD 4	BWL	s,Dn	****	9		S	S	S	S	S	S	S	S	2	s	s + Dn → Dn	Add binary (ADDI or ADDQ is used when	
		Dn,d		е	d <sup>4</sup>	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)	
ADDA 4	WL	s,An		S	В	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)	
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	s	#n + d → d	Add immediate to destination	
ADDQ 4		#n,d	****	d	d	d	d	d	ď	d	ď	d	-	-	_	#n + d → d	Add quick immediate (#n range: 1 to 8)	
ADDX		Dy,Dx	****	е	<u> </u>	u	-	-	-	-	u	-	-	-		$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination	
ADDA	DWL	-(Ay),-(Ax)		Е.				е				_				$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	And source and extend bit to destination	
AND <sup>4</sup>	DWI		-**00	-	ļ.	-				-	-		-	-	-4	s AND Dn → Dn	Logical AND source to destination	
AND .	DWL	s,Dn	00	9	-	2	S	S	S	S	S	2	S	2	I			
ANDIÁ	DWI	Dn,d	-**00	9	-	q	d	d	ď	ď	d	ď	-	-	-	Dn AND d → d	(ANDI is used when source is #n)	
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	2	#n AND d → d	Logical AND immediate to destination	
ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	2	#n AND CCR → CCR	Logical AND immediate to CCR	
ANDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR $\rightarrow$ SR	Logical AND immediate to SR (Privileged)	
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right	
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<b>↓</b>	Arithmetic shift ds 1 bit left/right (.W only)	
Всс	BW3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)	
																address → PC	(8 or 16-bit ± offset to address)	
BCHG	B L	Dn,d	*	e	+-	d	d	d	d	d	ф	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then	
00110		#n,d		ď		ď	ď	ď	ď	ď	ď	ď	_	_		NOT(bit n of d) → bit n of d	invert the bit in d	
BCLR	B L	Dn,d	*	e	+-	d	d	ď	ď	d	ď	d	-	-	_	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then	
DULK	B L	#n,d		d1	-	ď	d	d	ď	ď	ď	d	_	_	_		clear the bit in d	
DDA	murX.			a.	-	u			_		_	_			S	0 → bit number of d		
BRA	BM <sub>3</sub>	address <sup>2</sup>	*	-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr	
BSET	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	$1 \rightarrow bit n of d$	set the bit in d	
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)	
BTST	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d	
		#n,d		d1	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged	
CHK	W	s,Dn	-*UUU	9	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)	
CLR	BWL	d	-0100	d	-	d	д	d	d	d	d	d	-	-	-	O → d	Clear destination to zero	
CMP 4	BWL	s.Dn	_***	6	s <sup>4</sup>	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	set CCR with Dn - s	Compare On to source	
CMPA 4	WL	s,An	_***	S	-	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source	
CMPI 4		#n,d	_***	9	Е	q	q	_	q		q	q	- 2	- 2		set CCR with d - #n	Compare destination to #n	
CMPM 4	BWL		_***	а	-	0	_	d	_	d		_			_			
		(Ay)+,(Ax)+		-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay	
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch	
		_			_											if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)	
SVID	W	s,Dn	-***0	9	-	S	S	S	S	S	S	2	S	2	2	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )	
DIVU	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s $\rightarrow$ Dn	Dn= ( 16-bit remainder, 16-bit quotient )	
EOR <sup>4</sup>	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s	On XOR d $\rightarrow$ d	Logical exclusive OR On to destination	
EORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination	
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n XDR CCR → CCR	Logical exclusive DR #n to CCR	
EORI 4	W	#n,SR	=====	-	+-	-	-	-	-	-	_	-	_	-		#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)	
EXG	<del>"</del>	Rx,Ry		9	6	-	-	_	-	_	_	_	_	_	-	register ← → register	Exchange registers (32-bit only)	
EXT	WL		-**00	d	-	-	-	-	-	-	-	-	-	-	_	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)	
	WL	DII		u	+-	-	-	<u> </u>	-	-	-	_	-	-	-		Generate Illegal Instruction exception	
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$		
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination	
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP)$ ; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d	
LEA	L	s,An		-	В	S	-	-	S	S	S	S	S	2	-	↑s → An	Load effective address of s to An	
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP)$ ; $SP \rightarrow An$ ;	Create local workspace on stack	
																$92 + \#n \rightarrow 92$	(negative n to allocate space)	
LSL	RWI	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X 🚤	Logical shift Dy, Dx bits left/right	
LSR	- " -	#n,Dy		d	_	_	_	_	_	_	_	_	_	_	S	C <b>→</b> □	Logical shift Dy, #n bits L/R (#n: 1 to 8)	
LUIN	w	d d		u	Ĺ	d	d	d	ď	d	ď	d			"	□ → C	Logical shift d 1 bit left/right (.W only)	
MOVE <sup>4</sup>	BWL		-**00	-	4	_		_	_			_	_	-	s <sup>4</sup>			
	_			9	S <sup>4</sup>	6	9	9	9	9	9	9	S	S	-	s → d	Move data from source to destination	
MOVE	W	s,CCR	=====	S	-	S	2	S	S	S	2	S	S	S	S	$s \rightarrow CCR$	Move source to Condition Code Register	
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)	
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination	
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)	
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)	
	BWL	s,d	XNZVC	Dn	-	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n			
	DAL	u,u		511	Lan	6411/	trail.	(All)	(15/11)	verifini)	wwd.H	www.t.	(1,1 0)	(42 S)((1)			<u> </u>	

Opcode	Size	Operand	CCR	E	Effec	ctive	Addres	<b>s</b> s=si	ource.	d=destina	tion, e:	eithe=	r. i=dis	placemen	t	Operation	Description
Броссо	BWL	s,d	XNZVC	-	An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)	(i,PC,Rn)		270. 2.12.1	2000. p.1011
MOVEA4		s,An		s	е	S	S	S	S	S	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>		Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	_		(Access only even or odd addresses)
MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	ф	-	d	d	d	ф	d	d	d	-	-	-	0 - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	ď	d	ď	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX		d	****	d	-	ď	ď	d	ď	d	ď	d	-	-	-	0 - d - X → d	Negate destination with extend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	-	NOT( d ) → d	Logical NOT destination (I's complement)
OR <sup>4</sup>		s,Dn	-**00	9	-	S	S	S	S	S	S	2	S	S	s <sup>4</sup>	s OR On → On	Logical OR
lan.		Dn,d		9	_	ď	ď	ď	ď	ď	ď	ď	-	-	-	Dn OR d → d	(ORI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	ď	d	ď	d	-	-		#n OR d → d	Logical OR #n to destination
ORI <sup>4</sup>	В	#n,CCR	=====	-	_	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI <sup>4</sup>	W	#n,SR	=====	-	_	_	-	_	-	-	-	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	"1	S		_	_	S	-	_	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET		a			_	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	9	-	<u> </u>	-	_	-	-	-	_	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	Ů	d e		_	-	-	_	_	-	-			s	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	d d		u		d	d	d	d	d	d	d	_	_	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	-	- u	- u	- u	-	- u	- u	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	DIVL	#n,Dy		q	_	_	_	_	_	_	_	_	_	_	S	C - X	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUAK	W	d d		-	_	d	d	d	d	d	d	d	_	_	-	X 📥 C	Rotate destination 1-bit left/right (.W only)
RTE	-"	u	=====	-	_	-	-	-	-	-	-	-	-	-	_	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	_	_	_	-	-	-	_	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS						-	-	_	_	_	-	_	-	-	_	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	_	-	-	_	-	_	-	_	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000		-(Ay),-(Ax)		-			_	е	_	_	_	_		_	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	_	ф	d	d	d	ф	Ь	d	-	-		If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
ULL		u		u		"	u	u	u	u	u	u	_		_	else O's → d	else d.B = 00000000
STOP		#n	=====	_		_	_	-	_	_	-	_	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	9	-	S	S	S	S	S	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
000	DIVL	Dn,d		6	s d <sup>4</sup>	ď	q	q	q	q	ď	q	-	-	١.	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	q	-	d	q	q	q	q	q	q	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SNBX		Dy,Dx	****	-	а	0	0	-	-	-	-	-	-	-	- 2	Dx - Dy - X → Dx	Subtract quick immediate (#n range: i to o)
PUDY	DWL			9	-	-	-		-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	-(Ay),-(Ax)	-**00	-	-	-	-	9	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS		d d	-**00	d	-	-	٠ ـ	٠.	- 4	٠ ـ	- 1	٠.	-	-	-	test d→CCR: 1 →bit7 of d	
	В			۵	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC →-(SSP); (VSP)-(SSP);	Push PC and SR, PC set by vector table #n
TDADV					Н											(vector table entry) → PC	(#n range: 0 to 15)  If overflow, execute an Overflow TRAP
TRAPV	DWI	1	-**00	- 1	-	1	7	7	- 1	- 1	-	7	-	-	-	If V then TRAP #7	
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	DWI	An		- D	d A-	- /A-\	71.3	- //->	f: 1-3	/: A - D - \	- W	- Land	- /: PD\	/: DC D . 1		$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(1,47)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )									
CC	Condition	Test	CC	Condition	Test				
Ī	true	1	VC	overflow clear	!V				
F	false	0	VS	overflow set	V				
ΗI <sup>u</sup>	higher than	!(C + Z)	PL	plus	!N				
LS <sub>n</sub>	lower or same	C + Z	MI	minus	N				
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CSª	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend
  - \* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Last name: ...... Group: ...... Group: ......

#### ANSWER SHEET TO BE HANDED IN

#### Exercise 1

Instruction	Memory	Register		
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C		
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change		
MOVE.L #\$5006,-(A2)	\$005008 C9 10 11 C8 <b>00 00 50 06</b>	A2 = \$0000500C		
MOVE.L \$5006,-4(A2)	\$005008 C9 10 11 C8 <b>48 C0 C9 10</b>	No change		
MOVE.B #32,(A1)+	\$005008 <b>20</b> 10 11 C8 D4 36 1F 88	A1 = \$00005009		
MOVE.B 5(A2),3(A2,D2.L)	\$005000 54 AF 18 <b>1A</b> E7 21 48 C0	No change		
MOVE.L -4(A2),-16(A2,D0.W)	\$005010 <b>D4 36 1F 88</b> 42 1A 2D 49	No change		

#### Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$67 + \$A8	8	\$0F	0	0	0	1
\$67 + \$A8	16	\$010F	0	0	0	0
\$FF67 + \$FFA8	16	\$FF0F	1	0	0	1
\$FFFFF00 + \$00000100	32	\$0000000	0	1	0	1

# Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$60174325	<b>D2</b> = \$07365421					

## Exercise 4

Question	Answer
How many data registers does the 68000 have?	<b>8</b> (D0, D1, D2, D3, D4, D5, D6, D7)
How many address registers does the 68000 have?	<b>8</b> (A0, A1, A2, A3, A4, A5, A6, A7)
How many program counters does the 68000 have?	1 (PC)
How many stack pointers does the 68000 have?	2 (SSP, USP)
How many status registers does the 68000 have?	1 (SR)
How many levels of privilege does the 68000 have?	<b>2</b> (supervisor and user)

## Exercise 5

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.								
<b>D1</b> = \$00000001	<b>D3</b> = \$0000FFFF	<b>D5</b> = \$00000002						
<b>D2</b> = \$0000001	<b>D4</b> = \$00000101	<b>D6</b> = \$00000002						