# Midterm Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

### Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values:  $D0 = \$FFFF0000 \quad A0 = \$00005000 \quad PC = \$00006000$ 

D1 = \$0000FFFA A1 = \$00005008 D2 = \$FFFFFFFA A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

#### Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

## Exercise 3 (3 points)

Write a few instructions that modify **D1** so that it takes the values given on the <u>answer sheet</u>. For each case, the initial value of **D1** is \$33221100 . <u>Use the ROR and ROL instructions only</u>. Answer on the answer sheet.

## Exercise 4 (2 points)

Answer the questions on the answer sheet.

Midterm Exam S3

### Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$00224488,d7
next1
            moveq.l #1,d1
            tst.w d7
            bol
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
            cmpi.b #$89,d7
bls next3
            moveq.l #2,d2
next3
            clr.l
            move.l #$52458742,d0
loop3
            addq.l #1,d3
            subq.w #1,d0
            bne
                    loop3
next4
            clr.l
                    #$1ff,d0
            move.l
            addq.l
                    #1,d4
loop4
            dbra
                    d0,loop4
                                   ; DBRA = DBF
            clr.l
            moveq.l #10,d0
loop5
            addq.l #1,d5
            addq.l #1,d0
            cmpi.l #18,d0
            bne
                    loop5
next6
            clr.l
                    #$52458742,d0
            move.l
            addq.l
loop6
                    #1,d6
                    #2,d0
            subq.b
                    loop6
            bne
quit
            illegal
```

Midterm Exam S3 2/6

BCC   BW   dod	EAS	y68	K Quic	k Ref	er	er	ıce	v1.	8	htt	p://www	w.wo	wgw	ер.со	m/EAS	y68	K.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
## ABD	Opcode	Size	Operand	CCR	ı	Effe	ctive	Addres	<b>S</b> S=S	ource,	d=destina						Operation	Description
Mail	•		_	XNZVC	_													
ABO   Set	ARCD			*U*U*	Р	-	-	-	-	-	-	-	-	-	-		$\Pi_{V_{in}} + \Pi_{X_{in}} + X \rightarrow \Pi_{X_{in}}$	Add RCD source and eXtend bit to
ADIA   Mil   Lin   Mil   ADIA   Mil   ADI	Mada	_			-	_	_	_	В	_	_	_	_	_	-			
Dnd	Ann 4	RWI		****	р											e.4		
ADM   10   1   1   2   2   3   5   5   5   5   5   5   5   5   5	NDD	BIT				4	l	I .		l		I	ı	_		l		
ADDIT   SMIT   ADDIT   SMIT   ADDIT   SMIT   ADDIT	ADDA 4	WI			_	_	_	_	_			_	_					
## ADION   Will   Find   Will				****	-	В	_									-		
ADIX   MIX   D.D.K   C.A.					_	-	_	_					_					
AND   SMI _ AND   SMI _ AND   SMI _ AND   SMI _ AND   AND   SMI _ AND   AND   AND   AND   AND   SMI _ AND					-	а	0			_						-		
Min	AUUX	RMT			9	-	-	l					l			l		Add source and extend bit to destination
Def	A NID A	nwi		++00	-	$\vdash$										L.		L . LIND
ABIN	ANU "	RMT		-**00	l .	-		I .		l		I	ı			l		
AND	A NIDIL Á	DW.		++00		-												
Apply   Appl		_			d	-	d	d	d		d		d	-	-	-		
Assembly		_			-	-	-	-	-	-	-	-	-	-	-	2		
#ASR #nDy   d					-	-	-	-	-	-	-	-	-	-	-	S		
Mask   W   d		BWL		****	9	-	-	-	-	-	-	-	-	-	-	-	X	
Bec   SW	ASR				d	-	-	l .	-	l	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
BCHG B L Dn.d					-	-	d	d	d	d	d	d	d	-	-	-	L C	Arithmetic shift ds 1 bit left/right (.W only)
##nd	Всс	BM3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
BEHF   B																	address → PC	
## BCLR   B   Dn.d	BCHG	ВL	Dn.d	*	e1	-	d	d	d	ф	ф	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	
BEAL B B L Dn.d	20110					-							_	-	-	s		
## ## ## ## ## ## ## ## ## ## ## ## ##	BCLR	RΙ		*		-								-	-	-		
BRA	BBEN					_	_	_	_	_		_	_			,		
SEF   B   L   Dnd	DDA	DM3			u		_					_	_			-		
### ### ### ### ### ### ### ### ### ##				*	-1	-										⊢		
BIST   B   Dn.d	B9E1	B L			_	-	_	_	_	_	_	_	_	-		l		
BIST   B   D   D   D   D   D   D   D   D   D	000	mu. 2			q.	-	_							-		-		
##.d.d					-	-										-		
CHK W s.Dn -*UU e	BTST	B L		*		-	d		d	_	d	d	d	d	_	-		
CIR   BWL   d					d1	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	
CMP	CHK	W	s,Dn	-*000	9	-	2	S	S	2	S	S	S	2	2	2	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
CMPIA	CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	□ → d	Clear destination to zero
CMPIA	CMP 4	BWL	s.Dn	_***	9	s <sup>4</sup>	S	S	S	S	S	S	S	S	S	S <sup>4</sup>	set CCR with Dn – s	Compare On to source
CMPI				_***	_	_	_			_		_	_			_		
CMPM				_***	_	-	_			_		_		_		-		'
DBCC   W   Dnaddres²				_***	-	-	_	_	_	_		_	_			_		
Sign		_														_		
DIVS	DDCC	"	DII,auures		-	-	-	-	-	-	-	-	-	-	-	-		
DIVI	DIVE	w	- D.	_***0														
EDR					-	-	_	_				_				_		
EDRI				-		-				_					_			
EDRI			Dn,d		_	-	_	_			_		_	-	-			
EDRI		BWL		-**00	d	-	d	d	d	d	d	d	d	-	-			Logical exclusive DR #n to destination
EXG	EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#n$ XOR CCR $\rightarrow$ CCR	
EXG	EORI *	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXT	EXG	L			9	е	-	-	-	-	-	-	-	-	-	-	register ←→ register	
ILLEGAL				-**00	-	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.I	
JMP			J.,		-	-	-	-	_	-	-	-	_	_	-	_		
SR			٨													$\vdash$		
LEA         L s,An         e s s s s s s s s s s s s s s					-	-			-	_						├		
LINK			_		-	-	_	-	-	_		_	_			$\vdash$		
SP + #n > SP   (negative n to allocate space)		L			-	9	S	-	-	_			_			-		
LSL BWL Dx,Dy	LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-		
LSR $\#$ n,Dy $\#$ n $\#$ n,Dy $\#$ n $\#$ n,Dy $\#$ n $\#$ n $\#$ n,Dy $\#$ n $\#$ n $\#$ n $\#$ n $\#$ n,Dy $\#$ n					$\bot$											L		
LSR $\#n,Uy$ $d$ $  d$ $d$ $d$ $d$ $d$ $d$ $d$ $d$ $d$ $d$	LSL	BWL		***0*	9	-	-	-	-	-	-	-	-	-	-	-	X 🛨	Logical shift Dy, Dx bits left/right
W   d	LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	<b>-</b> X	Logical shift Dy, #n bits L/R (#n:1 to 8)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		W			-	-	d	d	d	d	d	d	d	-	-	-	0 -> C	
MOVE         W         s.CCR         ==== s         s	MOVE 4			-**00	6	S <sup>4</sup>	_		_			_	_	S	S	s <sup>4</sup>	s → d	
$\begin{array}{llllllllllllllllllllllllllllllllllll$					_	-	_					_	_					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							_	_		_		_	_			-		
MOVE L USP.An d USP $\rightarrow$ An Move User Stack Pointer to An (Privilege An.USP - s An $\rightarrow$ USP Move An to User Stack Pointer (Privilege						-	_		_			_				_		
An,USP - s An → USP Move An to User Stack Pointer (Privilege		W			۵		а		đ			4	۵			-		
	MUVE	l L			-	_	-	-	-	-	-	-	-	-	-	-		
BWL   s,d   XNZVC   Dn   An   (An) +   -(An)   (i.An, Rn)   abs.W   abs.L   (i.PC)   (i.PC,Rn)   #n					-	_	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
		BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	E	ffec	tive !	Addres	<b>s</b> s=s	ource.	d=destina	tion. e:	eithe:	r. i=dis	placement	t	Operation	Description
Броодо	BWL	s,d	XNZVC	-	An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)	(i,PC,Rn)		270. 21.21.	2000. p.101.
MOVEA4		s,An		S	е	S	S	S	S	S	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>		Rn-Rn,d		-	-	d	-	d	д	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	1. , . ,	(Access only even or odd addresses)
MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0 - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
		d	****	d	-	d	d	ď	ď	d	ď	d	-	-	-	0 - q - X → q	Negate destination with eXtend
NOP		_		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	д	-	Ь	d	d	Ь	Ь	d	d	-	-	-	NOT( d ) → d	Logical NOT destination (I's complement)
DR <sup>4</sup>		s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	s OR On → On	Logical OR
		Dn,d		9	_	ď	ď	d	ď	ď	ď	ď	-	-	-	Dn OR d → d	(DRI is used when source is #n)
ORI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	ď	d	ď	d	-	-		#n OR d → d	Logical OR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	_	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI 4	W	#n,SR	=====	_	-	-	-	-	-	-	-	_	_	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA		S		_	_	S	-	_	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET		۵		_	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	RWI	Dx,Dy	-**0*	9			-		_	_	-		_	_	-		Rotate Dy, Dx bits left/right (without X)
ROR	DIVL	#n,Dy	Ů	q			_		_	_	_				S	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
IVOIV	W	d d		u -		d	d	d	d	d	d	d	_	_			Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	_	-	-	→ X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		ď	_	_	_	_	_	_	_	_	_	_	S	C ~ X	Rotate Dy, #n bits left/right (#n: 1 to 8)
1107111	W	d		-	_	d	d	d	d	d	d	d	-	-	-	X 📥 C	Rotate destination 1-bit left/right (.W only)
RTE		-	=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000	_	-(Ay),-(Ax)		-	-	_	_	е	_	-	-	_	_	_	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	Ь	d	d	d	Ь	ф	d	-	-	-	If cc is true then I's → d	If cc true then d.B = 11111111
000	_	ŭ		ŭ		u	ı "	ŭ	ů		ů					else D's → d	else d.B = 00000000
STOP		#n		_	_	-	-	-	-	-	-	_	_	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	9	S	S	S	S	S	S	S	2	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
000	DIVL	Dn,d		6	ď	ď	ď	ď	ď	ď	ď	ď	-	-	<u>،</u>	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	9	S	S	S	S	2	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	ď	ď	d	ď	ď	ď	d	-	-		d - #n → d	Subtract immediate from destination
		#n,d	****	d	d	d	d	d	d	d	ď	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	u e	u	u	u -	- u	- u	- u	u -	- u	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from
מטטא	UW.L	-(Ay),-(Ax)		-				е						_	_	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Nn	-**00	Ч	_	-	_	-	-	_	-	_	-	_	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS		d	-**00	d d		d	d	d	d	d	d	d	-	-	-	test d→CCR: 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		u	Ĺ	u	u	u	u	ď	u	u				PC →-(SSP);SR →-(SSP);	Push PC and SR, PC set by vector table #n
IKAP		#11		-		-	-	-	_	_	-	-	_	-	2	(vector table entry) $\rightarrow$ PC	(#n range: 0 to 15)
TRAPV				$\vdash$	Н	_			<u> </u>				<u> </u>			If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	4	-**00	-	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	DWL	An		u	d	Ш	u	u	u	U	u	U	-	-	-	An → SP; (SP)+ → An	Remove local workspace from stack
UNLK	BWL	an s,d	XNZVC	- Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	ahe W	ahe I	(; pr)	(i,PC,Rn)	#	MII -7 OF; (OF)+ 7 MI	veniose local workshace trom stack
	UNL	5,0		ווט	AII	(AII)	(HII)*	-(AII)	(IJAII)	(LAII,IVII)	au3.11	ana.r	(I,FU)	(I,FU,IXII)	#11		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
L2 <sub>n</sub>	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- N negative, Z zero, V overflow, C carry, X extend

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

- \* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

CCR Condition Code Register (lower 8-bits of SR)

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: First	name:	Group:
------------------	-------	--------

### ANSWER SHEET TO BE HANDED IN

### Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W \$5002,-(A1)		
MOVE.W #\$5010,2(A1)		
MOVE.L \$5006,(A2)+		
MOVE.B 5(A1),-2(A2,D1.W)		
MOVE.L -6(A2),8(A0,D2.L)		

### Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$8D + \$4E	8					
\$8D + \$4E	16					
\$7219 + \$1001	16					
\$FFFFFFF + \$FFFFFFF	32					

Computer Architecture – EPITA – S3 – 2019/2020							
Exercise 3							
Final value of <b>D1</b> : \$33112200. Use three lines of instructions at the most.							

Final value of <b>D1</b> : <b>\$00221133</b> . Use three lines of instructions at the mo	ost.
--	------

-	•	
H.XP	rcise	Δ

Question	Answer
Give three assembler directives.	
How many status registers does the 68000 have?	
What is the size of the CCR register?	
Which 68000 mode has limited privileges?	

## Exercise 5

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$	<b>D3</b> = \$	<b>D</b> 5 = \$				
<b>D</b> 2 = \$	<b>D4</b> = \$	<b>D6</b> = \$				