# Midterm Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

#### Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $FFFF0011 A0 = $00005000 PC = $00006000 D1 = $10000002 A1 = $00005008 D2 = $FFFFFFF1 A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

# Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

### Exercise 3 (2 points)

Let us consider the following programs. Complete the table shown on the <u>answer sheet</u>.

```
move.l #$76543210,d1
swap d1
rol.l #4,d1
ror.w #4,d1
ror.b #4,d1
```

```
move.l #$76543210,d2
ror.b #4,d2
ror.w #8,d2
ror.l #8,d2
rol.w #4,d2
```

## **Exercise 4** (3 points)

Answer the questions on the <u>answer sheet</u>.

Midterm Exam S3

#### Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$88442200,d7
next1
            moveq.l #1,d1
            tst.b d7
            bmi
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
            tst.l d7
bpl next3
            moveq.l #2,d2
next3
            clr.l
            move.l #$87654321,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
            move.w #$ff,d0
            addq.l #1,d4
loop4
            dbra
                    d0,loop4
                                 ; DBRA = DBF
            moveq.l #1,d5
cmpi.b #$42,d7
next5
            bgt next6
            moveq.l #2,d5
next6
            moveq.l #1,d6
            cmpi.b #$84,d7
            blt
                    quit
            moveq.l #2,d6
            illegal
quit
```

Midterm Exam S3 2/6

EAS	y68	K Quic	k Re	fei	rer	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.со	m/EAS	y68	<b>SK.htm</b> Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2E	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*		rsii.	(/511)	(Ally	(riii)	-	(Grin, Kiry	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0.0	В	-	-	-	_		-		-	-	-	-		
. nn ^		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	2	S	S	2	S	S	S	2	s*	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	д	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	+-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
			****	d	d	_	_	_	_	_	_	_	-		S		
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	•	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	2	S	S	S	2	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	+	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
	_				ļ-	-		-							_		
ANDI <sup>4</sup>	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 📥 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	r x x	Arithmetic shift ds I bit left/right (.W only)
Всс	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	† <u>-</u>	<u> </u>	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
555	1011	auui saa														address → PC	(8 or 16-bit ± offset to address)
nnue	п .	D I	*	1	$\vdash$	,											
BCHG	B L	Dn,d	*	6	-	ď	d	ď	d d	ď	ď	ď	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
	L	#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	6	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BM <sub>3</sub>	address <sup>2</sup>		+-	+-	-	-	-	-	-	-	-	-	-	_	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*_	el	ŀ	_	d	_		d		d	-	-	_		Set Z with state of specified bit in d then
D9E1	D L				-	ď	_	ď	d d	_	d	_			-	NOT( bit n of d ) $\rightarrow$ Z	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	d	Р	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000		+	S	S	S	S	S	S	S	S	2		if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100			q	d	ď	ď	d	q	d	-	-	-	D → d	Clear destination to zero
				u	- Λ	_	_	_			_						
CMP 4	BWL	s,Dn	_***	9	S	S	S	S	S	S	S	2	S	S	S	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	_***	2	6	S	S	2	S	2	S	S	S	2	S	set CCR with An - s	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn.addres <sup>2</sup>		-	+	_	-	-	-	_	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
DDGG	**	DII,duul'es		-	-	_	-	-	-	_	_	_	-	-	-	if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
DUID				╀	╄		-										(
SVID	W	s,Dn	-***0	- 6	-	S	S	S	S	2	S	S	S	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
DIVU	W	s,Dn	-***0	9	-	S	S	2	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
EOR 4	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	Dn XOR d → d	Logical exclusive DR On to destination
		#n,d	-**00	d	-	d	d	d	d	d	d	d	_	-		#n XDR d → d	Logical exclusive DR #n to destination
EORI 4		#n,CCR		u	H	u	u	u	u	u	u	u				#n XDR CCR → CCR	Logical exclusive DR #n to CCR
	В				-	-	-	-	-	-	-	-	-	-			
EORI ⁴	W	#n,SR	=====	_	-	-	-	-	-	-	-	-	-	-	2	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP	<u> </u>	d		+	+	d	-	<b>.</b>	d	d	d	d	d	Ь	-	↑d → PC	Jump to effective address of destination
	_	_		1-	1-	-											
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	DWI	Dx,Dy	***0*	-	+	_	_		$\vdash$	<del>                                     </del>							Logical shift Dy, Dx bits left/right
	DWL			-	1-	-	-	-	_	-	-	-	-	-	-	x <del>→</del> □	
LSR		#n,Dy		d	-	-	ļ -	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	L		-	d	d	d	d	d	d	d	-	-	-	0->	Logical shift d I bit left/right (.W only)
	DMI	b,z	-**00	9	S <sup>4</sup>	е	е	9	е	В	6	В	S	S	s4	s → d	Move data from source to destination
MOVE 4	RMT		=====	-	1-	S	S	S	2	S	S	S	S	2	S	s → CCR	Move source to Condition Code Register
	_	s CCB				1 0	a	_	-						-		
MOVE	W	s,CCR			+	_	_	-	-								
MOVE MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE MOVE MOVE	W	s,SR SR,d			-	g g	s d	g d	g d	d s	g S	q	-	-	-	SR → d	Move Status Register to destination
MOVE 4 MOVE MOVE MOVE MOVE	W	s,SR	=====	S	- d	_									-		
MOVE MOVE MOVE	W	s,SR SR,d	=====	s	- d	_	d		d	d	d	d	-	-	-	SR → d	Move Status Register to destination

NOVEM   No. Ren. And	Opcode Size	Operand	erand	CCR	E	ffec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUVEW  WILDING   S.R.P.Ch   MUVEW  WILDING   S.R.P.P.Ch   MUVEW  WILDING   S.R.P.P.Ch   MUVEW  WILDING   S.R.P.P.Ch   MUVEW  S.R.P.Ch   MV S.R					_			_	_			_						
SR-Rn	MOVEA4 WL :	s,An	-		S	е	S	S	S	S	S	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEO   MILL   March   Move   March   Move   March   Move   March   Move   March   Move   March   Ma	MOVEM <sup>4</sup> WL	Rn-Rn,d	₹n,d -		-	-	р	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MUNEQ"   L	:	s,Rn-Rn	-Rn		-	-	S	2	-	2	2	2	2	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILO	MOVEP WL	Dn,(i,An)	i,An) -		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU   W   S.Dn   -**00   e   S   S   S   S   S   S   S   S   S					d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULL   W   S.Dn   -**00   e   s   s   s   s   s   s   s   s   s	MOVEQ4 L	#n,Dn	)n -	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD   B	MULS W :	s,Dn	-	-**00	9	-	S	S	S	S	S	S	S	2	S	S	±16bit s * ±16bit Dn → ±0n	Multiply signed 16-bit; result: signed 32-bit
NEG   SWL		s,Dn	-	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEB   BWL	NBCD B	d	4	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	O - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
NDP		d	4	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
NOT		d	,	****	d	-	р	d	d	d	d	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR	NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	d		-	-	NOT( d ) → d	Logical NOT destination (I's complement)
DRI	OR 4 BWL :	s,Dn	-	-**00	9	-	S	2	2	S	S	S	2	2	S	s4	s OR On → On	Logical OR
DRI		Dn,d			9	-	d	d	d	d	d	d	d	-	-	-	On OR d $\rightarrow$ d	(ORI is used when source is #n)
DRI		#n,d	-	-**00	d	-	d	d	d	d	d	d	d		-			Logical OR #n to destination
PEA	ORI 4 B	#n,CCR	CCR =	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR $\rightarrow$ CCR	Logical OR #n to CCR
RESET	ORI 4 W	#n,SR	SR ≡	====	-	-	-	-	-	-	-	-	-		-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL   ROL		S	-		-	-	S	-	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET		-		-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROX	ROL BWL	Dx,Dy	у -	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXL   ROXR   ROXD	ROR :	#n,Dy	)y		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR   #n,Dy   d					-	-	d	d	d	d	d	d	d	-	-	-	<b>→</b> □	Rotate d 1-bit left/right (.W only)
ROXR		Dx,Dy	у '	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		#n,Dy	)y		d	-	-		-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		d			-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			=	====	-	ı	,	-	-	-	-	,	-	·	-	1		Return from exception (Privileged)
SBCD   B   Dy,Dx   *U*U*   e			=	====	-	1	-	-	-	-	-	,	-	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-		-	-	-	-	-	-	-	-	-		-	-		
Scc         B         d         d         d         d         d         d         d         d         lf cc is true then l's → d else 0's → d         lf cc true then d.B = 111 else d.B = 000           STOP         #n         =====			^	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			),-(Ax)			-								-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Scc B	d	-		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
Dn.d					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****	9									2	2	s4		Subtract binary (SUBI or SUBQ used when
					9	ď⁴	d		d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						9			$\overline{}$					2	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			'			-			_					-	-			Subtract immediate from destination
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				- 1	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			^	****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		-(Ay),-(Ax)	),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRAP	#n	-		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d $\rightarrow$ CCR N and Z set to reflect des																		
						-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
					-		-		-				-				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BWL	s,d	s,d >	KNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2 <sub>n</sub>	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	С	LT	less than	(N ⊕ V)			
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- \* set according to operation's result, = set directly
  - not affected, O cleared, 1 set, U undefined

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name:	First name:	Group:

#### ANSWER SHEET TO BE HANDED IN

## Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L #\$5010,-(A2)		
MOVE.L \$5010,-4(A2)		
MOVE.W \$5010,-(A2)		
MOVE.B 7(A1),16(A2,D2.L)		
MOVE.L -6(A1),-1(A0,D0.W)		

#### Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$FF + \$FF	8					
\$FF + \$FF	16					
\$FFFF + \$FFFF	16					
\$87654321 + \$80000000	32					

# Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$	<b>D2</b> = \$					

#### Exercise 4

Question	Answer (Yes / No)
Does the RTS instruction always use the stack?	
Does the BRA instruction always use the stack?	
Does the BSR instruction always use the stack?	
Does the JSR instruction always use the stack?	
Does the JMP instruction always use the stack?	
Does the MOVEM instruction always use the stack?	

#### Exercise 5

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.								
<b>D1</b> = \$	<b>D3</b> = \$	<b>D5</b> = \$						
<b>D2</b> = \$	<b>D4</b> = \$	<b>D6</b> = \$						