Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0011 A0 = \$00005000 PC = \$00006000 D1 = \$10000002 A1 = \$00005008 D2 = \$FFFFFF1 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (2 points)

Let us consider the following programs. Complete the table shown on the answer sheet.

```
move.l #$76543210,d1
swap d1
rol.l #4,d1
ror.w #4,d1
ror.b #4,d1
```

```
move.l #$76543210,d2
ror.b #4,d2
ror.w #8,d2
ror.l #8,d2
rol.w #4,d2
```

Exercise 4 (3 points)

Answer the questions on the <u>answer sheet</u>.

Exercise 5 (6 points) Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$88442200,d7	
next1	moveq.l tst.b bmi moveq.l	d7 next2	
next2	moveq.l tst.l bpl moveq.l	d7 next3	
next3	clr.l	d3 #\$87654321,d0	
loop3	addq.l subq.b bne	#1,d3	
next4	clr.l move.w	d4 #\$ff,d0	
loop4	addq.l dbra		; DBRA = DBF
next5	moveq.l cmpi.b bgt moveq.l	#\$42,d7 next6	
next6	moveq.l cmpi.b blt moveq.l	#\$84,d7 quit	
quit	illegal		

			NSy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly ode Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Operation Description														
Opcode			CCR													Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	1. 1	(i,An,Rn)		abs.L	1. 1	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(\mathrm{A} y)_{10} + -(\mathrm{A} x)_{10} + X \rightarrow -(\mathrm{A} x)_{10}$	destination, BCD result
NDD 4	BWL	s,Dn	****	е	S	S	S	S	S	S	S	S	S	S	s4		Add binary (ADDI or ADDQ is used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S		s + An → An	Add address (.W sign-extended to .L)
NDDI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
DDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
NDDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	Dy + Dx + X → Dx	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ND 4	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
NDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
NDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		$\#$ n AND CCR \rightarrow CCR	Logical AND immediate to CCR
NDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL		Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n:1 to
an	W	d		-	-	d	d	d	d	d	d	d	_	-	-		Arithmetic shift ds 1 bit left/right (.W only
CC	BW3	address ²				u	u	u	u	u	u	u				if cc true then	Branch conditionally (cc table on back)
66	DW	9001.622		-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	(8 or 16-bit ± offset to address)
CHG	ΒL	Dn,d	*	_1		4	1	1		4	1	1	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
6110	в L	un,a #n,d		e' d'	-	d d	d d	d d	d d	d d	d d	d d	-	-		NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
CLR	ΒL		*		-		d		d	d	d				S		
ILLK	вL	Dn,d		e ¹	-	d	-	d	-	-	-	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	DW3	#n,d		ď	-	d	d	d	d	d	d	d	-	-		$0 \rightarrow bit$ number of d	clear the bit in d
RA	BM ₃	address ²	*	-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	Branch always (8 or 16-bit ± offset to ad
SET	ΒL	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
0.0		#n,d		ď	-	d	d	d	d	d	d	d	-	-			set the bit in d
SR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offse
TST	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		d1	-	d	d	d	d	d	d	d	d	d		NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
HK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S	s	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
LR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D→d	Clear destination to zero
MP 4	BWL	s,Dn	-***	е	s4	S	S	S	S	S	S	S	S	S	s4	set CCR with Dn – s	Compare Dn to source
MPA ⁴	WL	s,An	-***	s	е	S	S	S	S	S	S	S	S	S	s	set CCR with An – s	Compare An to source
CMPI 4	BWL	#n,d	-***	d	-	d	d	d	d	d	d	d	-	-	s	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
Bcc	W	Dn.addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																	(16-bit ± offset to address)
IVS	W	s,Dn	-***0	е	-	S	s	S	S	S	s	S	S	S	s	±32bit Dn / ±16bit s \rightarrow ±Dn	Dn= (16-bit remainder, 16-bit quotient)
IVU		s,Dn	-***0	e	-	S	s	S	s	s	s	S	S	S	-	32bit Dn / 16bit s \rightarrow Dn	Dn= (16-bit remainder, 16-bit quotient)
OR ⁴		Dn,d	-**00	e		h a	d	d	d	d	d	d	-	-		Dn XDR d \rightarrow d	Logical exclusive DR Dn to destination
ORI ⁴			-**00	d	-	d	-	d	d	-	d		-				Logical exclusive DR #n to destination
	B	#n,d #n,CCR	=====	-	-	u	d	u	-	d -	-	d -	-	-		$\#n XOR d \rightarrow d$	
ORI 4	-			-	-	-	<u> </u>	-	<u> </u>		-	-		-		$\#n XOR CCR \rightarrow CCR$	Logical exclusive DR #n to CCR
ORI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-		$\#_n XOR SR \rightarrow SR$	Logical exclusive DR #n to SR (Privileged
XG		Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
LLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
MP		d		-	-	d	-	-	d	d	d	d	d	d	-	$\uparrow_{d} \rightarrow PC$	Jump to effective address of destination
SR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); $\uparrow d \rightarrow$ PC	push PC, jump to subroutine at address (
EA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An \rightarrow -(SP); SP \rightarrow An;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
SL	BWI	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X	Logical shift Dy, Dx bits left/right
SR	5111	#n,Dy		d	-	-	-	-	-	-	-	-	_	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
an	W	d		-	-	d	d	d	d	d	d	d	_	-	-		Logical shift d 1 bit left/right (.W only)
IDVE ⁴			-**00		s ⁴			-	<u> </u>		-		_	-			Move data from source to destination
		s,d		е	S	е	е	е	e	е	e	В	S	S			
OVE	W	s,CCR	====	S	-	S	S	S	S	S	S	S	S	S		$s \rightarrow CCR$	Move source to Condition Code Register
OVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privilege
OVE		SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
OVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privilege
UTL			1	1	I		1	1		- I		_		-	_	An → USP	Move An to User Stack Pointer (Privilege
		An,USP		-	S	-	-	-	-	-	-	-	-				

Computer Architecture – EPITA – S3 – 2018/2019

Computer Architecture – EPITA – S3 – 2018	3/2019
---	--------

	n .		000							1 1						n	D • • •
Opcode		Operand	CCR											placemen		Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)		abs.W			(i,PC,Rn)			
MOVEA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
HOUSD		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A)$	Move Dn to/from alternate memory bytes
Marrak		(i,An),Dn	-**00	d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn		d	-	-	-	-	-	-	-	-	-	-	S	$\#n \rightarrow Dn$	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	-	± 16 bit s * ± 16 bit Dn $\rightarrow \pm Dn$	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	0-d ₁₀ -X→d	Negate BCD with eXtend, BCD result
		d	*****	d	-	d	d	d	d	d	d	d	-	-	-	0-d→d	Negate destination (2's complement)
	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0-d-X→d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
		d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NOT(d) \rightarrow d	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s OR Dn \rightarrow Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn DR d \rightarrow d	(ORI is used when source is #n)
		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n DR d → d	Logical OR #n to destination
	В	#n,CCR	====	-	-	-	-	-	-	-	-	-	-	-	-	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	┶┶╴╴╴╴╴	Rotate d 1-bit left/right (.W only)
	BWL	Dx.Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
RDXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	194 → +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
-		-(Ay),-(Ax)		-	-	-	-	B	-	-	-	-	-	-	-	$-(A_x)_{10}(A_y)_{10} - X \rightarrow -(A_x)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $ ightarrow$ d	If cc true then d.B = 11111111
																else D's $ ightarrow$ d	else d.B = 00000000
STOP		#n	====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL		*****	е	S	S	S	S	S	S	S	S	S	S	s4	Dn - s 🗲 Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
		#n,d	****	d	-	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract immediate from destination
		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	*****	е	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16]←→bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) $ ightarrow$ PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#0		

Cor	Condition Tests (+ OR, !NOT, ⊕ XOR; " Unsigned, " Alternate cc.)								
CC	Condition	Test	CC	Condition	Test				
T	true	1	VC	overflow clear	!V				
F	false	0	VS	overflow set	V				
HI	higher than	!(C + Z)	PL	plus	!N				
LS"	lower or same	C + Z	MI	minus	N				
HS", CCª	higher or same	1C	GE	greater or equal	!(N⊕V)				
LO", CSª	lower than	С	LT	less than	(N ⊕ V)				
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]				
EQ	equal	Z	LE	less or equal	(N⊕V) + Z				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=D-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination S
- Either source or destination B
- #n Immediate data, i Displacement BCD Binary Coded Decimal
- î
- Effective address

- Long only; all others are byte only
- 2
- not affected, O cleared, 1 set, U undefined Assembler calculates offset
- 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes 4
 - Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Last name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #\$5010,-(A2)	\$005008 C9 10 11 C8 00 00 50 10	A2 = \$0000500C
MOVE.L \$5010,-4(A2)	\$005008 C9 10 11 C8 13 79 01 80	No change
MOVE.W \$5010,-(A2)	\$005008 C9 10 11 C8 D4 36 13 79	A2 = \$0000500E
MOVE.B 7(A1),16(A2,D2.L)	\$005010 13 88 01 80 42 1A 2D 49	No change
MOVE.L -6(A1),-1(A0,D0.W)	\$005010 18 B9 E7 21 42 1A 2D 49	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$FF + \$FF	8	\$FE	1	0	0	1
\$FF + \$FF	16	\$01FE	0	0	0	0
\$FFFF + \$FFFF	16	\$FFFE	1	0	0	1
\$87654321 + \$80000000	32	\$07654321	0	0	1	1

Exercise 3

Values of registers after the execution of the program.

Use the	e 32-dit nexa	decimal	representation.	

D1 = \$21073645	D2 = \$32764015
-----------------	-----------------

Exercise 4

Question	Answer (Yes / No)
Does the RTS instruction always use the stack?	Yes
Does the BRA instruction always use the stack?	No
Does the BSR instruction always use the stack?	Yes
Does the JSR instruction always use the stack?	Yes
Does the JMP instruction always use the stack?	No
Does the MOVEM instruction always use the stack?	No

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$00000002	D3 = \$00000021	D5 = \$0000002					
D2 = \$00000002	D4 = \$00000100	D6 = \$0000002					