Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (2 points)

Let us consider the following programs. Complete the table shown on the <u>answer sheet</u>.

```
move.l #$76543210,d1
ror.l #8,d1
ror.b #4,d1
swap d1
ror.b #4,d1
```

```
move.l #$76543210,d2
ror.b #4,d2
ror.b #4,d2
ror.b #4,d2
ror.w #8,d2
```

Exercise 4 (3 points)

Answer the questions on the answer sheet.

Midterm Exam S3

Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
           move.l #$158f,d7
next1
           moveq.l #1,d1
            tst.b d7
            bpl
                   next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
            tst.l d7
                   next3
            bmi
           moveq.l #2,d2
next3
            clr.l
           move.l #$87654321,d0
loop3
            addq.l #1,d3
            subq.w #1,d0
            bne
                   loop3
next4
            clr.l
                   d4
            move.w #$aa,d0
            addq.l #1,d4
loop4
            dbra
                   d0,loop4
                                ; DBRA = DBF
           moveq.l #1,d5
cmp.b #$42,d7
next5
                   next6
            bgt
           moveq.l #2,d5
           moveq.l #1,d6
next6
           cmp.b #$42,d7
            bls
                   quit
           moveq.l #2,d6
           illegal
quit
```

Midterm Exam S3 2/6

	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly ode Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Operation Description																
Opcode			CCR	_												Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL		****	9	S	S	S	S	S	S	S	S	S	S	s	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	d ⁴	d	d	d	d	d	d	d	-	-	-	Dil C 7 d	
ADDA ⁴	WL	s,An		S	9	S	2	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$D_V + D_X + X \rightarrow D_X$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL		-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn.d		е	-	d	d	d	d	d	d	d	-	-	_	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	Ь	д	d	В	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR		-	-	-	-	_	-	-	-	_	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL		Dx,Dy	****	9	-	_	-	_	-	-	-	_	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR	DWL	#n,Dy		d			_		_	_	_	_	_	_	S	X T	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
Man	W	d d		u		d	d	d	ď	d	ф	d	_		-	T→C X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²		-	ŀ	u	u	u	u	u	u	u	-	-	<u> </u>	if cc true then	Branch conditionally (cc table on back)
DCC	DW	900L622		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	(8 or 16-bit ± offset to address)
DELLE	B L	D. J	*		-				,	1	1				⊢	NOT(bit number of d) \rightarrow Z	
BCHG	R L	Dn,d #n,d		e¹ d¹	-	d	d	d	d d	d d	d d	d	-	-	-		Set Z with state of specified bit in d then
nein	B L		*		-										2	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	B L	Dn,d		6,	-	d	ď	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
	- V	#n,d		ď	-	d	d	d	d	d	d	d	-	-	-	0 → bit number of d	clear the bit in d
BRA	BM3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	ВL	Dn,d	*	e¹	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	9	-	2	2	2	2	S	2	2	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero
CMP ⁴	BWL	s,Dn	-***	9	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
SVID	W	s.Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= (16-bit remainder, 16-bit quotient)
DIVU	w	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4		Dn,d	-**00	е	+-	d	d	d	ď	d	d	d	-	_	s ⁴	Dn XOR d → d	Logical exclusive OR On to destination
	BWL		-**00	1	ŀ	1	_	1	1	d	d	_	-		_	#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	BWL	#n,CCR	=====	đ	-	d	d	d	0	-	u	d	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	_			-	-	-	-	-	-		-				-		
	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		9	6	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	Ь	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	Χ-	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	_	-	-	S	C - U	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	_	_	<u>-</u>	□ → C	Logical shift d I bit left/right (.W only)
MOVE 4		s,d	-**00	е	S ⁴	е	e	e	е	9	e	9	S	S	s ⁴	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	3	-	S					-			S	s → CCR	Move source to Condition Code Register
			=====	-	+-	2	_	S	2	S	2	2	S	S	-		
MOVE	W	s,SR		S	-	2	S	S	2	2	2	2	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
				4	1 -		-	1	l -		I -	l -	I -	-	l -	An → U2P	Move An to User Stack Pointer (Privileged)
	BWL	An,USP s,d	XNZVC	- Dn	S An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	_	All 7 bul	Have Air to book attack t billter (111111egea)

NOVEM No. Ren. And	Opcode Size	Operand	erand	CCR	E	ffec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUVEW WILDING S.R.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW S.R.P.Ch MV S.R					_			_	_			_						
SR-Rn	MOVEA4 WL :	s,An	-		S	е	S	S	S	S	S	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEO MILL March Move March Move March Move March Move March Move March Ma	MOVEM ⁴ WL	Rn-Rn,d	₹n,d -		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MUNEQ" L	:	s,Rn-Rn	-Rn		-	-	S	2	-	2	2	2	2	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILO	MOVEP WL	Dn,(i,An)	i,An) -		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU W S.Dn -**00 e S S S S S S S S S					d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULL W S.Dn -**00 e s s s s s s s s s	MOVEQ4 L	#n,Dn)n -	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD B	MULS W :	s,Dn	-	-**00	9	-	S	S	S	S	S	S	S	2	S	S	±16bit s * ±16bit Dn → ±0n	Multiply signed 16-bit; result: signed 32-bit
NEG SWL		s,Dn	-	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEB BWL	NBCD B	d	4	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NDP		d	4	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
NOT		d	1	****	d	-	р	d	d	d	d	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR	NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	d		-	-	NOT(d) → d	Logical NOT destination (I's complement)
DRI	OR 4 BWL :	s,Dn	-	-**00	9	-	S	2	2	S	S	S	2	2	S	s4	s OR On → On	Logical OR
DRI		Dn,d			9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
DRI		#n,d	-	-**00	d	-	d	d	d	d	d	d	d		-			Logical OR #n to destination
PEA	ORI 4 B	#n,CCR	CCR =	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR \rightarrow CCR	Logical OR #n to CCR
RESET	ORI 4 W	#n,SR	SR ≡	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL ROL		S	-		-	-	S	-	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET		-		-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROX	ROL BWL	Dx,Dy	у -	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXL ROXR ROXD	ROR :	#n,Dy)y		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR #n,Dy d					-	-	d	d	d	d	d	d	d	-	-	-	→ □	Rotate d 1-bit left/right (.W only)
ROXR		Dx,Dy	у '	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		#n,Dy)y		d	-	-		-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		d			-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			=	====	-	ı	,	-	-	-	-	,	-	,	-	1		Return from exception (Privileged)
SBCD B Dy,Dx *U*U* e			=	====	-	1	-	-	-	-	-	,	-	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-		-	-	-	-	-	-	-	-	-		-	-		
Scc B d d d d d d d d lf cc is true then l's → d else 0's → d lf cc true then d.B = 111 else d.B = 000 STOP #n =====			^	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$),-(Ax)			-								-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Scc B	d	-		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
Dn.d					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****	9									2	2	s ⁴		Subtract binary (SUBI or SUBQ used when
					9	ď⁴	d		d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						9			$\overline{}$					2	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			'			-			_					-	-			Subtract immediate from destination
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				- 1	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			^	****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		-(Ay),-(Ax)),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRAP	#n	-		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect des																		
						-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
					-		-		-				-				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BWL	s,d	s,d >	KNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Last name:	First name:	 Group:	
		-	

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W #\$500A,-(A1)		
MOVE.W \$500A,-2(A1)		
MOVE.L \$500A,-(A1)		
MOVE.B 5(A1),3(A2,D2.L)		
MOVE.L -4(A1),-16(A2,D0.W)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5A + \$35	8					
\$5A + \$35	16					
\$7F8C + \$FFFF	16					
\$FFFFFF0 + \$0000010	32					

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$	D2 = \$					

Exercise 4

Question	Answer
How many data registers does the 68000 have?	
How many address registers does the 68000 have?	
How many program counters does the 68000 have?	
How many stack pointers does the 68000 have?	
How many status registers does the 68000 have?	
How many levels of privilege does the 68000 have?	

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
D1 = \$	D3 = \$	D5 = \$						
D2 = \$	D4 = \$	D6 = \$						