Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (2 points)

Let us consider the following programs. Complete the table shown on the <u>answer sheet</u>.

```
move.l #$76543210,d1
ror.l #8,d1
ror.b #4,d1
swap d1
ror.b #4,d1
```

```
move.l #$76543210,d2

ror.b #4,d2

ror.w #8,d2

ror.b #4,d2

ror.w #8,d2
```

Exercise 4 (3 points)

Answer the questions on the answer sheet.

Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
           move.l #$158f,d7
           moveq.l #1,d1
next1
           tst.b d7
           bpl
                  next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
           tst.l d7
                  next3
           bmi
           moveq.l #2,d2
next3
           clr.l
           move.l #$87654321,d0
loop3
           addq.l #1,d3
           subq.w #1,d0
           bne
                   loop3
next4
           clr.l
                   d4
           move.w #$aa,d0
           addq.l #1,d4
loop4
           dbra
                   d0,loop4
                               ; DBRA = DBF
next5
           moveq.l #1,d5
           cmp.b #$42,d7
                  next6
           bgt
           moveq.l #2,d5
           moveq.l #1,d6
next6
           cmp.b #$42,d7
           bls
                   quit
           moveq.l #2,d6
           illegal
quit
```

March Sept	EAS	Sy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
ABCD SPH	Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 Z	ource,	d=destina	ation, e	=eithe	r, i=dis	placemen	t	Operation	Description
## ABOD SPUP, O O O O O O O O O		BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		·
Appl	ARCD			*U*U*	Р	-	-	-	-	-	-	-	-	-	-	-	$Dv_{in} + Dx_{in} + X \rightarrow Dx_{in}$	Add BCD source and eXtend bit to
ADD DO					-	_	-	_	е	_	_	-	_	_	-	_		destination, BCD result
Dnd	ANN 4	RWI		****	р	2	2	2		2	2	2	2	2	2	24		Add binary (ADDI or ADDQ is used when
## ADD Not ADD AD	ADD					ď										ı		source is #n. Prevent ADDQ with #n.L)
ADDQ SRI End	ADDA 4				-	_	_	_	_	_			_			_		Add address (.W sign-extended to .L)
ADDC: BWL End ADDC: BWL End						В				_						_		
AND W And					-	-		_	_			_	_					
Ann Bell But Ann Ann			-		-	d		_	_	_	_	_	_			_		Add quick immediate (#n range: 1 to 8)
AND Dnd	ADDX	BWL		****	9	-	-						l			-		Add source and eXtend bit to destination
Dn AND S MU A					-	-	-	-	9	-	-	-	-	-	-	-		
ANDI	AND 4			-**00	9	-								S	S	Sª		Logical AND source to destination
ANDI					9	-	d	d	d	d	d	d	d	-	-	-		(ANDI is used when source is #n)
ANDI	ANDI 4			-**00	d	-	d	d	d	d	d	d	d	-	-	S		Logical AND immediate to destination
ASR	ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ASR BWL DuDy	ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASR #n.Dy d S				****	Р	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
BCH B L Dnd					1	_	_	_	_	_	_	_	_	_	-	2		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
BCH B L Dnd e - d d d d d d - NUT(bit number of 0) > Z Set Zwith state or clear the bit ind BRA BW address' e d d d d d d d - S NUT(bit number of 0) > Z Set Zwith state or clear the bit ind BRA BW address' e d d d d d d d - S NUT(bit number of 0) > Z Set Zwith state or clear the bit ind BRA BW address' e d d d d d d d - S NUT(bit number of 0) > Z Set Zwith state or clear the bit ind BRA BW address' e d d d d d d d d - S D > bit number of 0 Z Set Zwith state or clear the bit ind BRA BW address' e d d d d d d d d - S D > bit number of 0 Z Set Zwith state or clear the bit ind BRA BW address' e d d d d d d d d - S D > bit number of 0 Z Set Zwith state or clear the bit ind BRA BW address' e d d d d d d d d d	non.				-	_	ч	Ч	Ч	۱,	ч	ч	ч	_	_	-	l □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	Arithmetic shift ds 1 bit left/right (.W only)
BCH6 B Dn.d	Rec				+-	-	-	-	-	_	-	-	_		_	-		Branch conditionally (cc table on back)
BCHE B L Dn.d	ULL	UIV	auu1 622		-		_	-	-	-	-	_	-	_	_	-	l	(8 or 16-bit ± offset to address)
#n.d	prur	D I	Da 4	*_	el el	\vdash	٦,	,	٦,	۲,	٦	,	,			\vdash		Set Z with state of specified bit in d then
BCLR B L Dn.d	випь				I	-	_	_	_	_	_		_			-		
#n.d	0010			+	<u> </u>	-		_			_	_				S		
BRA BW address' - - - - - - - -	RCTK			*		-	_	_	_	_	_	_				-		Set Z with state of specified bit in d then
BSET B D.n.d					ď,	-	d						_			—		
#n,d		-			-	-	-			-				-	-	-		Branch always (8 or 16-bit ± offset to addr)
BSR BW3 address2	BSET			*	T .	-	d	_		_	_		_	-	-	-		Set Z with state of specified bit in d then
BIST B L Dn.d			#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
#n.d	BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
#n.d	BTST	ΒL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
CHK			#n,d		ď	-	d	d	d	d	d	d	d	d	d	S		Leave the bit in d unchanged
CLR	CHK			-*000	9	-	S	S	S	S	S	S	S	S	S	_		Compare On with O and upper bound (s)
CMPA* BWL s.Dn -**** e s* s				-0100	_	-	_			_		_				-		Clear destination to zero
CMPA * WL S.An -**** S e S Compare An to so Compare destinate CMPM *BWL (Ay) * (Ax) * (Ax) * * * * * * * * * * * * * * * * * * *				_***	-	e.4			_			_	_			e.4		
CMPI [↑] BWL #n.d -**** d				_***	_	_	_						_			_		
CMPM 4 BWL (Ay)+(Ax)+ -****					-	E	_	_		_								
DBcc W Dn,addres²					đ	-	_			_		_				_		
If Dn ⇔ -1 then addr → PC } (16-bit ± offset to DIVS W s.Dn -***0 e - s s s s s s s s s					-	-	-	_		_						—		Compare (Ax) to (Ay); Increment Ax and Ay
DIVS W s.Dn	DRCC	W	Un,addres ²		-	-	-	-	-	-	-	-	-	-	-	-		Test condition, decrement and branch
DIVI					_												,	(· ,
EOR * BWL Dn.d				_	9	-	S	S	S	S	S	S	S	S	S	S		Dn= (16-bit remainder, 16-bit quotient)
EORI 4 BWL #n,d				-	_	-	2		S	S	S	2		S	2			Dn= (16-bit remainder, 16-bit quotient)
EORI				-**00	9	-	d	d	d	d	d	d		-	-			Logical exclusive OR On to destination
EORI	EORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination
EDRI	EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	Logical exclusive OR #n to CCR
EXG		W		=====	-	-	-	-	-	-	-	-	-	-	-	S		Logical exclusive DR #n to SR (Privileged)
EXT WL Dn					Р.	9	-	-	-	-	-	-	-	-	-	-		Exchange registers (32-bit only)
ILLEGAL				-**00	_	-	-	-	-	-	-	-	-	-	-	-		Sign extend (change .B to .W or .W to .L)
JMP d d - d d d d - Td → PC Jump to effective JSR d d - d d d d - PC → (SP): Td → PC push PC, jump to: LEA L s.An e s - s s s s - Ts → An Load effective add LINK An,#n		""	DII		-	-	_		_				_		_	-		Generate Illegal Instruction exception
JSR			1		-	-	4	_	_						٦	_		Jump to effective address of destination
LEA L s.An			_		-	-			-							_		
LINK		$\overline{}$			-	-	_		-				_			_		push PC, jump to subroutine at address d
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		L			-	9	S	-	-	S	S	S	S	S	S	-		Load effective address of s to An
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-		Create local workspace on stack
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$																		(negative n to allocate space)
Logical shift Uy, # W d	LZL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X - 1	Logical shift Dy, Dx bits left/right
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		W	d		-	-	d	d	d	d	d	d	d	-	-	ı	□- >	Logical shift d I bit left/right (.W only)
MOVE W s,CCR ===== s - s s s s s s c Move source to C MOVE W s,SR ===== s - s	MOVE 4	BWL	s,d	-**00	9	s ⁴	е	9	9	е	е	е		S	S	s4	$s \rightarrow d$	Move data from source to destination
				=====	-	-	_						_			-		Move source to Condition Code Register
MOVE W SR.d d - d d d d d d d SR → d Move Status Regis MOVE L USP.An d					-	-	_	_								-		Move source to Status Register (Privileged)
MOVE L USP,An d USP → An Move User Stack					-	1	_	_					_			-		Move Status Register to destination
					-	-	u		ď	_						_		
	MUVE				-		-	-	-	-	-	-	-	-	-	-		Move User Stack Pointer to An (Privileged)
					-		-	-	-	-	-	-	-	- L P		-	Au → 02h	Move An to User Stack Pointer (Privileged)
BWL s,d XNZVC Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n		BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

NOVEM No. Ren. And	Opcode Size	Operand	erand	CCR	E	ffec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUVEW WILDING S.R.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW S.R.P.Ch MV S.R					_			_	_			_						
SR-Rn	MOVEA4 WL :	s,An	-		S	е	S	S	S	S	S	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEO MILL March Move March Move March Move March Move March Move March Ma	MOVEM ⁴ WL	Rn-Rn,d	₹n,d -		-	-	р	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MUNEQ" L	:	s,Rn-Rn	-Rn		-	-	S	2	-	2	2	2	2	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILO	MOVEP WL	Dn,(i,An)	i,An) -		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU W S.Dn -**00 e S S S S S S S S S					d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULL W S.Dn -**00 e s s s s s s s s s	MOVEQ4 L	#n,Dn)n -	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD B	MULS W :	s,Dn	-	-**00	9	-	S	S	S	S	S	S	S	2	S	S	±16bit s * ±16bit Dn → ±0n	Multiply signed 16-bit; result: signed 32-bit
NEG SWL		s,Dn	-	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEB BWL	NBCD B	d	4	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NDP		d	4	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
NOT		d	1	****	d	-	р	d	d	d	d	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR	NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	d		-	-	NOT(d) → d	Logical NOT destination (I's complement)
DRI	OR 4 BWL :	s,Dn	-	-**00	9	-	S	2	2	S	S	S	2	2	S	s4	s OR On → On	Logical OR
DRI		Dn,d			9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
DRI		#n,d	-	-**00	d	-	d	d	d	d	d	d	d		-			Logical OR #n to destination
PEA	ORI 4 B	#n,CCR	CCR =	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR \rightarrow CCR	Logical OR #n to CCR
RESET	ORI 4 W	#n,SR	SR ≡	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL ROL		S	-		-	-	S	-	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET		-		-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROX	ROL BWL	Dx,Dy	у -	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXL ROXR ROXD	ROR :	#n,Dy)y		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR #n,Dy d					-	-	d	d	d	d	d	d	d	-	-	-	→ □	Rotate d 1-bit left/right (.W only)
ROXR		Dx,Dy	у '	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		#n,Dy)y		d	-	-		-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		d			-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			=	====	-	ı	,	-	-	-	-	,	-	,	-	1		Return from exception (Privileged)
SBCD B Dy,Dx *U*U* e			=	====	-	1	-	-	-	-	-	,	-	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-		-	-	-	-	-	-	-	-	-		-	-		
Scc B d d d d d d d d lf cc is true then l's → d else 0's → d lf cc true then d.B = 111 else d.B = 000 STOP #n =====			^	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$),-(Ax)			-								-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Scc B	d	-		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
Dn.d					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****	9									2	S	s ⁴		Subtract binary (SUBI or SUBQ used when
					9	ď⁴	d		d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						9			$\overline{}$			_		2	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			'			-			_					-	-			Subtract immediate from destination
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				- 1	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			^	****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		-(Ay),-(Ax)),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAPV If V then TRAP #7 If overflow, execute an D TST BWL d -**00 d - d d d d d d d test d \rightarrow CCR N and Z set to reflect des	TRAP	#n	-		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect des																		
						-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
					-		-		-				-				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BWL	s,d	s,d >	KNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test				
Ī	true	1	VC	overflow clear	!V				
F	false	0	VS	overflow set	٧				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
L2 _n	lower or same	C + Z	MI	minus	N				
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CSª	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

Last name:	First name:	Group.
Last name	1 H5t Haine	σισαρ

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W #\$500A,-(A1)	\$005000 54 AF 18 B9 E7 21 50 0A	A1 = \$00005006
MOVE.W \$500A,-2(A1)	\$005000 54 AF 18 B9 E7 21 11 C8	No change
MOVE.L \$500A,-(A1)	\$005000 54 AF 18 B9 11 C8 D4 36	A1 = \$00005004
MOVE.B 5(A1),3(A2,D2.L)	\$005000 54 AF 18 36 E7 21 48 C0	No change
MOVE.L -4(A1),-16(A2,D0.W)	\$005010 E7 21 48 C0 42 1A 2D 49	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5A + \$35	8	\$8F	1	0	1	0
\$5A + \$35	16	\$008F	0	0	0	0
\$7F8C + \$FFFF	16	\$7F8B	0	0	0	1
\$FFFFFF0 + \$00000010	32	\$0000000	0	1	0	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$54231067	D2 = \$76542301					

Exercise 4

Question	Answer
How many data registers does the 68000 have?	8 (D0, D1, D2, D3, D4, D5, D6, D7)
How many address registers does the 68000 have?	8 (A0, A1, A2, A3, A4, A5, A6, A7)
How many program counters does the 68000 have?	1 (PC)
How many stack pointers does the 68000 have?	2 (SSP, USP)
How many status registers does the 68000 have?	1 (SR)
How many levels of privilege does the 68000 have?	2 (supervisor and user)

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.									
D1 = \$00000002	D3 = \$00004321	D5 = \$0000002							
D2 = \$00000002	D4 = \$000000AB	D6 = \$0000002							