# Midterm Exam S3 Computer Architecture

Duration: 1 hr. 30 min.

#### Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$0004FFFF A0 = \$00005000 PC = \$00006000

D1 = \$FFFF0005 A1 = \$00005008 D2 = \$FFFFFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

#### Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

#### Exercise 3 (3 points)

Write a few instructions that modify **D1** so that it takes the values given on the <u>answer sheet</u>. For each case, the initial value of **D1** is \$76543210. <u>Use ROR, ROL or SWAP only</u>. Answer on the <u>answer sheet</u>.

# Exercise 4 (2 points)

Answer the questions on the answer sheet.

Midterm Exam S3

#### Exercise 5 (6 points)

Let us consider the following program:

```
Main
            move.l #$23456789,d7
next1
            moveq.l #1,d1
            tst.b d7
            bmi
                     next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
            tst.w d7
            bpl
                    next3
            moveq.l #2,d2
next3
            clr.l
                     d3
            move.w #$4321,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                     loop3
            clr.l
next4
                     d4
            move.w #$44,d0
            addq.l #1,d4
loop4
            dbra
                     d0,loop4
                                    ; DBRA = DBF
next5
            clr.l
                     d5
            moveq.l #10,d0
            addq.l #1,d5
addq.l #1,d0
cmpi.l #30,d0
loop5
            bne
                     loop5
            moveq.l #1,d6
next6
            cmp.b #$70,d7
                     quit
            blt
            moveq.l #2,d6
quit
            illegal
```

Complete the table shown on the <u>answer sheet</u>.

Midterm Exam S3 2/6

March   Sept	EAS	Sy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
ABCD    SPH	Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 Z	ource,	d=destina	ation, e	=eithe	r, i=dis	placemen	t	Operation	Description
## ABOD   SPUP,   O   O   O   O   O   O   O   O   O		BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		·
Appl	ARCD			*U*U*	Р	-	-	-	-	-	-	-	-	-	-	-	$Dv_{in} + Dx_{in} + X \rightarrow Dx_{in}$	Add BCD source and eXtend bit to
ADD   DO					-	_	-	_	е	_	_	-	_	_	-	_		destination, BCD result
Dnd	ANN 4	RWI		****	р	2	2	2		2	2	2	2	2	2	24		Add binary (ADDI or ADDQ is used when
## ADD   Not   ADD   AD	ADD					ď										ı		source is #n. Prevent ADDQ with #n.L)
ADDQ   SRI   End	ADDA 4				-	_	_	_		_			_			_		Add address (.W sign-extended to .L)
ADDC: BWL End   ADDC: BWL End						В				_						_		
AND   W   And					-	-		_	_			_	_					
Ann   Bell   But   Ann   Ann			-		-	d		_	_	_	_	_	_			_		Add quick immediate (#n range: 1 to 8)
AND   Dnd	ADDX	BWL		****	9	-	-						l			-		Add source and eXtend bit to destination
Dn AND   S MU   A					-	-	-	-	9	-	-	-	-	-	-	-		
ANDI	AND 4			-**00	9	-								S	S	Sª		Logical AND source to destination
ANDI					9	-	d	d	d	d	d	d	d	-	-	-		(ANDI is used when source is #n)
ANDI	ANDI 4			-**00	d	-	d	d	d	d	d	d	d	-	-	S		Logical AND immediate to destination
ASR	ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ASR   BWL   DuDy	ANDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASR   #n.Dy   d     S				****	Р	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
BCH   B   L   Dnd					1	_	_	_	_	_	_	_	_	_	-	2		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
BCH   B   L   Dnd     e   -   d   d   d   d   d   d   -   NUT(bit number of 0) > Z   Set Zwith state or clear the bit ind BRA   BW   address'     e   d   d   d   d   d   d   d   -   NUT(bit number of 0) > Z   Set Zwith state or clear the bit ind BRA   BW   address'     e   d   d   d   d   d   d   d   -   s   NUT(bit number of 0) > Z   Set Zwith state or clear the bit ind BRA   BW   address'     e   d   d   d   d   d   d   d   -   s   NUT(bit number of 0) > Z   Set Zwith state or clear the bit ind BRA   BW   address'     e   d   d   d   d   d   d   d   d   -   s   D   bit number of 0   Z   Set Zwith state or clear the bit ind BRA   BW   address'     e   d   d   d   d   d   d   d   d   -   s   D   bit number of 0   Z   Set Zwith state or clear the bit ind BRA   BW   address'     e   d   d   d   d   d   d   d   d   -   s   D   bit number of 0   Z   Set Zwith state or clear the bit ind BRA   BW   address'     e   d   d   d   d   d   d   d   d   d	non.				-	_	ч	Ч	Ч	۱,	ч	ч	ч	_	_	-	l □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	Arithmetic shift ds 1 bit left/right (.W only)
BCH6   B   Dn.d	Rec				+-	-	-	-	-	_	-	-	_		_	-		Branch conditionally (cc table on back)
BCHE   B L   Dn.d	псь	UIV	auu1 622		-		_	-	-	-	-	_	-	_	_	-	l	(8 or 16-bit ± offset to address)
#n.d	prur	D I	Da 4	*_	el el	$\vdash$	٦,	,	٦,	۲,	٦	,	,			$\vdash$		Set Z with state of specified bit in d then
BCLR   B   L   Dn.d	випь				I	-	_	_	_	_	_		_			-		
#n.d	0010			+	<u> </u>	-		_			_	_				S		
BRA   BW   address'   -   -   -   -   -   -   -   -	RCTK			*		-	_	_	_	_	_	_				-		Set Z with state of specified bit in d then
BSET   B   D.n.d					ď,	-	d						_			—		
#n,d		-			-	-	-			-				-	-	-		Branch always (8 or 16-bit ± offset to addr)
BSR BW3 address2	BSET			*	T .	-	d	_		_	_		_	-	-	-		Set Z with state of specified bit in d then
BIST   B   L   Dn.d			#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
#n.d	BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
#n.d	BTST	ΒL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
CHK			#n,d		ď	-	d	d	d	d	d	d	d	d	d	S		Leave the bit in d unchanged
CLR	CHK			-*000	9	-	S	S	S	S	S	S	S	S	S	_		Compare On with O and upper bound (s)
CMPA*         BWL         s.Dn         -****         e         s*         s				-0100	_	-	_			_		_				-		Clear destination to zero
CMPA * WL         S.An         -****         S         e         S         Compare An to so         Compare destinate           CMPM *BWL         (Ay) * (Ax) * (Ax) * * * * * * * * * * * * * * * * * * *				_***	-	e.4			_			_	_			e.4		
CMPI <sup>↑</sup> BWL         #n.d         -****         d				_***	_	_	_						_			_		
CMPM 4         BWL         (Ay)+(Ax)+ -****					-	E	_	_		_								
DBcc   W   Dn,addres²					đ	-	_			_		_				_		
If Dn ⇔ -1 then addr → PC } (16-bit ± offset to DIVS   W   s.Dn   -***0   e   - s   s   s   s   s   s   s   s   s					-	-	-	_		_						—		Compare (Ax) to (Ay); Increment Ax and Ay
DIVS   W   s.Dn	DRCC	W	Un,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-		Test condition, decrement and branch
DIVI					_												,	(· ,
EOR * BWL Dn.d				_	9	-	S	S	S	S	S	S	S	S	S	S		Dn= ( 16-bit remainder, 16-bit quotient )
EORI 4 BWL #n,d				-	_	-	2		S	S	S	2		S	2			Dn= ( 16-bit remainder, 16-bit quotient )
EORI				-**00	9	-	d	d	d	d	d	d		-	-			Logical exclusive OR On to destination
EORI	EORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination
EDRI	EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	Logical exclusive OR #n to CCR
EXG		W		=====	-	-	-	-	-	-	-	-	-	-	-	S		Logical exclusive DR #n to SR (Privileged)
EXT WL Dn					Р.	9	-	-	-	-	-	-	-	-	-	-		Exchange registers (32-bit only)
ILLEGAL				-**00	_	-	-	-	-	-	-	-	-	-	-	-		Sign extend (change .B to .W or .W to .L)
JMP         d         d         - d         d         d         d         - Td → PC         Jump to effective           JSR         d         d         - d         d         d         d         - PC → (SP): Td → PC         push PC, jump to:           LEA         L s.An         e         s         s         s         s         s         - Ts → An         Load effective add           LINK         An,#n		""	DII		-	-	_		_				_		_	-		Generate Illegal Instruction exception
JSR			1		-	-	4	_	_						٦	_		Jump to effective address of destination
LEA       L       s.An			_		-	-			-							_		
LINK		$\overline{}$			-	-	_		-				_			_		push PC, jump to subroutine at address d
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		L			-	9	S	-	-	S	S	S	S	S	S	-		Load effective address of s to An
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-		Create local workspace on stack
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$																		(negative n to allocate space)
Logical shift Uy, #    W   d	LZL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X - 1	Logical shift Dy, Dx bits left/right
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		W	d		-	-	d	d	d	d	d	d	d	-	-	ı	□- <b>&gt;</b>	Logical shift d I bit left/right (.W only)
MOVE         W         s,CCR         =====         s         -         s         s         s         s         s         s         c         Move source to C           MOVE         W         s,SR         =====         s         -         s	MOVE 4	BWL	s,d	-**00	9	s <sup>4</sup>	е	9	9	е	е	е		S	S	s4	$s \rightarrow d$	Move data from source to destination
				=====	-	-	_						_			-		Move source to Condition Code Register
MOVE W SR.d d - d d d d d d d SR → d Move Status Regis MOVE L USP.An d					-	-	_	_								-		Move source to Status Register (Privileged)
MOVE L USP,An d USP → An Move User Stack					-	1	_	_					_			-		Move Status Register to destination
					-	-	u		ď	_		_				_		
	MUVE				-		-	-	-	-	-	-	-	-	-	-		Move User Stack Pointer to An (Privileged)
					-		-	-	-	-	-	-	-	- L P		-	Au → 02h	Move An to User Stack Pointer (Privileged)
BWL s,d XNZVC Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n		BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

MOVEN   M.   Ro-Rad	Opcode	Size	Operand	CCR	ı	Effec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUTEN   W. S.R.R.R.B.					-	_		_	_			_						
ROPE   NU   D.C. (An)   D.   C.   C.   C.   C.   C.   C.   C.	MOVEA4	WL	s,An		S	е	S	S	S	2	2	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEV   MILD   Data   Marker   Marker	MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d	-	d	Ь	р	d	р	-	-	-	Registers → d	Move specified registers to/from memory
MUKEC  L			s,Rn-Rn		-	-	S	S	-	2	2	2	S	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILS   W   S.Dn	MOVEP	WL	Dn,(i,An)		S	-	-	-	-	Ь	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU   W   DD						-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULU   W   S.In   -**00   e   s   s   s   s   s   s   s   s   s	MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NECO	MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NEG   SWL   d		W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEGAR   BWL	NBCD	В	d	*U*U*	d	-	d	d	d	d	Ь	d	Р	-	-	-	O - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
NOP		BWL	d	****	d	-	d	d	d	d	Ь	d	Р	-	-	-	O - d → d	Negate destination (2's complement)
NOT		BWL	d	****	d	-	d	d	d	Д	Ь	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR   DR   DR   DR   DR   DR   DR   DR	NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	р		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
SPIL   #n.d   -**00   d   - d   d   d   d   d   d   d   d	OR <sup>4</sup>	BWL	s,Dn	-**00	9	-	S	S	2	2	2	2	S	2	2	s4	s OR On → On	Logical OR
DR1			Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d $\rightarrow$ d	(ORI is used when source is #n)
DR1   W		BWL	#n,d	-**00	d	-	d	d	d	d	d	d	р		-			Logical OR #n to destination
PEA	ORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
RESET	ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-		-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL   ROL		L	S		-	-	S	-	-	S	2	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROXL ROXL ROXL ROXL ROXL ROXL ROXL ROXL	ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXI	ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR   #n,Dy   d					-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXR		BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ROXR		#n,Dy		d	-	-		-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				=====	-	-	-	-	-	ı	i	,	i	·	-	1		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				=====	-	-	-	-	-	1	i	,	i	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					-	-	-	-	-	-	i	-	-		-	-		
Scc   B   d     d   -   d   d   d   d   d	SBCD	В		*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$						-	-					-		-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUB <sup>4</sup>	BWL		****	9									2	2	s4		Subtract binary (SUBI or SUBQ used when
					9	d⁴	d	_	d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	9			$\overline{}$			_		S	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-			_					-	-			Subtract immediate from destination
SWAP W Dn -**00 d					d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SUBX	BWL		****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
		В			d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAPV $$	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d $\rightarrow$ CCR N and Z set to reflect destination																		
					_	-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
	UNLK		An		-	d	-		-				-				$An \rightarrow SP$ ; (SP)+ $\rightarrow$ $An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n		BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )							
CC	Condition	Test	CC	Condition	Test		
T	true	1	VC	overflow clear	!V		
F	false	0	VS	overflow set	V		
ΗI"	higher than	!(C + Z)	PL	plus	!N		
T2n	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO", CS"	lower than	C	LT	less than	(N ⊕ V)		
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$		
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend
  - \* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name:	First name:	Group:
------------	-------------	--------

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L (A2)+,(A0)+		
MOVE.L 4(A2),4(A0)		
MOVE.B \$500A,-1(A1,D0.W)		
MOVE.L #\$500A,-5(A1,D1.W)		
MOVE.W \$500A,-(A1)		

## Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$F0 + \$11	8					
\$F0 + \$11	16					
\$8000 + \$8000	16					
\$40000000 + \$80000000	32					

	•	1
Exerci	160	4
LACIC	ISC.	J

Final value of <b>D1</b> : \$76542301.	Use four lines of instructions at the most.
--	---

Final value of <b>D1</b> : \$54231067. Use four lines of instructions at the mo	st.
---	-----

## Exercise 4

Question	Answer
Give two assembler directives.	
How many status register does the 68000 have?	
What is the size of the CCR register?	
Which 68000 mode has limited privileges?	

# Exercise 5

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$	<b>D4</b> = \$					
<b>D2</b> = \$	<b>D5</b> = \$					
<b>D3</b> = \$	<b>D6</b> = \$					