Contrôle S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales : D0 = \$0004FFFF A0 = \$00005000 PC = \$00006000

D1 = \$FFFF0005 A1 = \$00005008 D2 = \$FFFFFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (3 points)

Donnez quelques instructions qui modifient la valeur de **D1** afin de lui donner les valeurs présentent sur le <u>document réponse</u>. Pour chaque cas, la valeur initiale de **D1** est \$76543210. <u>Utilisez uniquement les instructions ROR, ROL ou SWAP</u>. Répondez sur le <u>document réponse</u>.

Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Exercice 5 (6 points)

Soit le programme ci-dessous :

```
move.l #$23456789,d7; $23456789 -> D7.L
Main
                                 ; $00000001 -> D1.L
next1
           moveq.l #1,d1
                                ; Mise à jour de N et de Z en fonction de D7.B.
           tst.b d7
                                 ; Saut si N = 1 (D7.B < 0).
           bmi
                   next2
                                 ; Sinon, $00000002 -> D1.L
           moveq.l #2,d1
                                 ; $00000001 -> D2.L
           moveq.l #1,d2
next2
                                 ; Mise à jour de N et de Z en fonction de D7.W.
                  d7
           tst.w
           bpl
                  next3
                                 ; Saut si N = 0 \ (D7.W \ge 0).
           moveq.l #2,d2
                                 ; Sinon, $00000002 -> D2.L
                                 ; $00000000 -> D3.L
next3
           clr.l
                   #$4321,d0
                                 ; $4321 -> D0.W (D0.B = $21)
           move.w
                                 ; D3.L + 1 -> D3.L
loop3
           addq.l #1,d3
                                 ; D0.B - 1 -> D0.B ; Seul D0.B est décrémenté.
           subq.b #1,d0
           bne
                   loop3
                                 : Saut si Z = 0 (D0.B \neq 0)
                                 ; $00000000 -> D4.L
           clr.l
next4
                   d4
                                 ; $0044 -> D0.W
           move.w #$44,d0
                                 ; D4.L + 1 -> D4.L
loop4
           addq.l #1,d4
                                 ; DBRA = DBF ; D0.W - 1 -> D0.W
           dbra
                   d0,loop4
                                 ; Saut si D0.W ≠ -1 (D0.W ≠ $FFFF)
                                 ; $00000000 -> D5.L
next5
           clr.l
                   d5
                                 ; $0000000A -> DO.L
           moveq.l #10,d0
                                ; D5.L + 1 -> D5.L
loop5
           addq.l #1,d5
                                ; D0.L + 1 -> D0.L
           addq.l #1,d0
                                ; Compare D0.L à la valeur 30.
           cmpi.l
                   #30,d0
                                 ; Saut si Z = 0 (D0.L \neq 30)
           bne
                   loop5
           moveq.l #1,d6
                                 ; $00000001 -> D6.L
next6
                                ; Compare D7.B à la valeur $70.
                   #$70,d7
           cmp.b
                                 ; Saut si D7.B < $70 (comparaison signée).
           blt
                   quit
                                 ; Sinon, $00000002 -> D6.L
           moveq.l #2,d6
quit
           illegal
```

Complétez le tableau présent sur le <u>document réponse</u>.

	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly ode Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Operation Description												•		_		
Opcode			CCR	_												Operation	Description
	BWL	s,d	XNZVC *U*U*		An	(An)	(An)+	-(An)	(I,An)	(i,An,Rn)	abs.W	abs.L	(I,PL)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL		****	9	S	S	S	S	S	S	S	S	S	S	S	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	9	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S ₄	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL		Dx,Dy	****	9	-	-	-	_	-	-	-	_	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR	DIVL	#n,Dy		d	_	_	_	_	_	_	_	_	_	_	S	X 🖚 🗀 🗸 0	Arithmetic shift Dy #n bits L/R (#n:1 to 8)
Aut	W	d		-	_	d	d	d	d	d	д	d	_	_		r X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²				u	u	u	u -	u	u	u	_	_	-	if cc true then	Branch conditionally (cc table on back)
սեե	uw	duui 699		-		-	-	-	-	-	_	-	_	-	-	address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e1		d	d	d	d	d	d	d	-	-	\vdash	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
вьпь	ВГ	#n,d		d ¹	-	d	d	d	d d	d d	d	d	_	-	_	NOT(bit number of a) → 2	invert the bit in d
BCLR	B L	Dn,d	*	e ¹	-	q	d	d	ď	d	ď	d	-	-	S	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
DLLK	D L	#n,d		q ₁	-	_	d	_	_	d	_	d	_		_		clear the bit in d
DDA	mu/X			a.	-	d		d	d		d			-	-	0 → bit number of d	
BRA	BM3	address ²	*	-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn,d	*	e ¹	-	ď	ď	ď	ď	ď	ď	ď	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e¹	-	d	d	d	d	d	d	d	d	d	-	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	2	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	9	-	2	S	S	S	S	S	S	S	2	S	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero
CMP 4	BWL	s,Dn	_***	9	S ⁴	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	-***	S	6	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	-***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
DIVS	W	s.Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XDR d → d	Logical exclusive DR Dn to destination
	BWL		-**00		-	d	d	d	ď	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI 4	W	#n,SR					-	_	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	"	Rx,Ry		9	е	-	-	-	-	-	-	-	-	-	2	register ← → register	Exchange registers (32-bit only)
EXT	WI		-**00	_	В	-		_	_			-		-	-		
	WL	Dn		d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	ď	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	В	2	-	-	S	S	S	2	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP)$; $SP \rightarrow An$;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	Χ-	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s	→ X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)
MOVE 4		s,d	-**00	9	s ⁴	е	9	9	е	е	е	е	S	S	s ⁴	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR		S	-	S	S	S	S		S	S	S		S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR,d		q	-	d d	g d	g d	d	g g	d d	g d	S -	8	-	SB → q	Move Status Register to destination
MOVE	W			-	- 1	a	_	ď	_		u	u			Ε-		
MILIME	L	usp,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An An → USP	Move User Stack Pointer to An (Privileged) Move An to User Stack Pointer (Privileged)
HOTE		I A. HOD									-	-	-	-		LAn → HXP	i Move an to liser Stack Pointer (Privileged)
Mute	BWL	An,USP s,d	XNZVC	- Dn	S An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	w	AII 2 001	Piere Air to oser otdek i biliter (i rivilegea)

MOVEN M. Ro-Rad	Opcode	Size	Operand	CCR	-	Effec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUTEN W. S.R.R.R.B.					-	_		_	_			_						
ROPE NU D.C. (An) D. C. C. C. C. C. C. C.	MOVEA4	WL	s,An		S	е	S	S	S	2	2	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEV MILD Data Marker Marker	MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	р	d	р	-	-	-	Registers → d	Move specified registers to/from memory
MUKEC L			s,Rn-Rn		-	-	S	S	-	2	2	2	S	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILS W S.Dn	MOVEP	WL	Dn,(i,An)		S	-	-	-	-	Ь	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU W DD						-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULU W S.In -**00 e s s s s s s s s s	MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NECO	MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NEG SWL d		W	s,Dn	-**00	9	-	S	S	S	2	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEGAR BWL	NBCD	В	d	*U*U*	d	-	d	d	d	d	Ь	d	Р	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NOP		BWL	d	****	d	-	d	d	d	d	Ь	d	р	-	-	-	O - d → d	Negate destination (2's complement)
NOT		BWL	d	****	d	-	d	d	d	Ь	Ь	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR DR DR DR DR DR DR DR	NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	р		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
SPIL #n.d -**00 d - d d d d d d d d	OR ⁴	BWL	s,Dn	-**00	9	-	S	S	2	2	2	2	S	2	2	s4	s OR On → On	Logical OR
DR1			Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
DR1 W		BWL	#n,d	-**00	d	-	d	d	d	d	Ь	d	р		-			Logical OR #n to destination
PEA	ORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
RESET	ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL ROL		L	S		-	-	S	-	-	S	2	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROXL ROXL ROXL ROXL ROXL ROXL ROXL ROXL	ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXI	ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR #n,Dy d					-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXR		BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ROXR		#n,Dy		d	-	-		-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				=====	-	-	-	-	-	ı	i	,	i	,	-	1		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				=====	-	-	-	-	-	1	i	,	i	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					-	-	-	-	-	-	i	-	1		-	-		
Scc B d d - d d d d d	SBCD	В		*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$						-	-					-		-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUB ⁴	BWL		****	9									2	2	s ⁴		Subtract binary (SUBI or SUBQ used when
					9	d⁴	d	_	d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	9			$\overline{}$			_		S	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-			_					-	-			Subtract immediate from destination
SWAP W Dn -**00 d					d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SUBX	BWL		****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
		В			d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAPV $$	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect destination																		
					_	-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
	UNLK		An		-	d	-		-				-				$An \rightarrow SP$; (SP)+ \rightarrow An	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n		BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test				
T	true	1	VC	overflow clear	!V				
F	false	0	VS	overflow set	V				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
T2n	lower or same	C + Z	MI	minus	N				
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CS"	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- CCR Condition Code Register (lower 8-bits of SR)

SSP Supervisor Stack Pointer (32-bit) USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

- N negative, Z zero, V overflow, C carry, X extend
- * set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Nom ·	Prénom:	Classe:
1 10111	1 10110111	C1455C

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.L (A2)+,(A0)+	\$005000 13 79 01 80 E7 21 48 C0	A0 = \$00005004 A2 = \$00005014
MOVE.L 4(A2),4(A0)	\$005000 54 AF 18 B9 42 1A 2D 49	Aucun changement
MOVE.B \$500A,-1(A1,D0.W)	\$005000 54 AF 18 B9 E7 21 11 C0	Aucun changement
MOVE.L #\$500A,-5(A1,D1.W	\$005008 00 00 50 0A D4 36 1F 88	Aucun changement
MOVE.W \$500A,-(A1)	\$005000 54 AF 18 B9 E7 21 11 C8	A1 = \$00005006

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$F0 + \$11	8	\$01	0	0	0	1
\$F0 + \$11	16	\$0101	0	0	0	0
\$8000 + \$8000	16	\$0000	0	1	1	1
\$40000000 + \$80000000	32	\$C000000	1	0	0	0

Exercice 3

Valeur finale de D1 : \$76542301. Utilisez au maximum quatre lignes d'instructions.

```
; D1 = $ 7654 3210

ror.b #4,d1 ; D1 = $ 7654 3201

ror.w #8,d1 ; D1 = $ 7654 0132

ror.b #4,d1 ; D1 = $ 7654 0123

ror.w #8,d1 ; D1 = $ 7654 2301
```

Valeur finale de D1 : \$54231067. Utilisez au maximum quatre lignes d'instructions.

```
; D1 = $ 7654 3210

ror.l #8,d1 ; D1 = $ 1076 5432

ror.b #4,d1 ; D1 = $ 1076 5423

swap d1 ; D1 = $ 5423 1076

ror.b #4,d1 ; D1 = $ 5423 1067
```

Exercice 4

Question	Réponse
Donnez deux directives d'assemblage.	ORG, DC
Combien de registres d'état possède le 68000 ?	1 seul
Quelle est la taille du registre CCR ?	8 bits
Quel mode du 68000 a des privilèges limités ?	Le mode utilisateur

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.							
$\mathbf{D1} = \$00000001$	D4 = \$00000045						
D2 = \$00000001	D5 = \$0000014						
D3 = \$00000021	D6 = \$00000001						