

ALGO
QCM

1. Dans un graphe orienté, s'il existe un chemin $x \rightsquigarrow x$ passant par tous les sommets du graphe le graphe est ?
 - (a) complet
 - (b) partiel
 - (c) parfait
 - (d) fortement connexe

2. Dans la forêt couvrante associée au parcours en profondeur d'un graphe orienté G , les arcs $x \rightarrow y$ tels que x est le père de y sont appelés ?
 - (a) Arcs couvrants
 - (b) Arcs en arrière
 - (c) Arcs en Avant
 - (d) Arcs croisés

3. Dans un graphe non orienté $G = \langle S, A \rangle$, Le sous-graphe connexe maximal $G' = \langle S', A \rangle$ est une composante connexe du graphe G ?
 - (a) vrai
 - (b) faux

4. Un graphe partiel G' de $G = \langle S, A \rangle$ est défini par ?
 - (a) $\langle S, A' \rangle$ avec $A' \subseteq A$
 - (b) $\langle S', A \rangle$ avec $S' \subseteq S$
 - (c) $\langle A, S \rangle$

5. Dans un graphe non orienté, s'il existe une arête $x - y$ pour tout couple de sommet $\{x, y\}$ le graphe est ?
 - (a) complet
 - (b) partiel
 - (c) parfait
 - (d) connexe

6. Dans un graphe orienté, on dit que l'arc $U = y \rightarrow x$ est ?
 - (a) incident à x vers l'extérieur
 - (b) accident à x vers l'extérieur
 - (c) incident à x vers l'intérieur
 - (d) accident à x vers l'intérieur

7. Supposons que $Pref[i]$ retourne le Numéro d'ordre préfixe de rencontre d'un sommet i . Lors du parcours en profondeur d'un graphe orienté G , les arcs $x \rightarrow y$ tels que $pref[y]$ est inférieur à $Pref[x]$ dans la forêt sont appelés ?
- (a) Arcs couvrants
 - (b) Arcs en arrière
 - (c) Arcs en Avant
 - (d) Arcs croisés
8. Dans un graphe valué $G = \langle S, A, C \rangle$, les coûts sont portés par ?
- (a) les relations
 - (b) les sommets
9. Un chemin qui ne contient pas plusieurs fois un même sommet est ?
- (a) élémentaire
 - (b) optimal
 - (c) plus court
 - (d) une chaîne
10. Dans un graphe non orienté, une chaîne dont toutes les arêtes sont distinctes deux à deux et telle que les deux extrémités coïncident est ?
- (a) un circuit
 - (b) un cycle
 - (c) connexe
 - (d) fortement connexe
 - (e) un chemin



QCM 6 Azar Chap20 (condits3 ex 16) fall 23 (late bus)

Choose the one correct answer for each sentence. One answer only unless otherwise indicated.

21. The bus you take to school has been late every day this week. You say:

- a. If the bus had arrived on time, I would not have been late for class.
- b. If the bus had arrive on time, I would not have been late for class.
- c. If the bus arrived on time, I would not have been late for class.
- d. If the bus arrived on time, I would not have be late for class.

22. The sentence, "If the team had practiced more, they would have won," refers to:

- a. the past.
- b. the future.
- c. the present and the future.
- d. the present.

23. You say: "If Kengo had written the paper by himself, there would have been many mistakes." In truth, this means:

- a. Kengo wrote the paper by himself.
- b. There were many mistakes.
- c. Kengo did not write the paper by himself.
- d. Kengo is angry about the paper.

24. If you say: "If my sister were rich, she would buy Tesla," this refers to:

- a. The future.
- b. The past.
- c. The present.

25. If William ____ to class late today, I ____ him in.

- a. came / would not have let
- b. had come / will not
- c. didn't come / would not
- d. had come / would not have let

26. Hank tried to send the president a warning by email last night, but he didn't have enough time. In other words:

- a. If Hank had enough time, he would have sent her a warning.
- b. If Hank hadn't enough time, he would have sent her a warning.
- c. If Hank had had enough time, he would have sent her a warning.
- d. If Hank had had enough time, he would send her a warning.

27. Choose the **one** correct sentence.

- a. If I had been born rich, I will not study.
- b. If I had been born rich, I was happy.
- c. If I had been born rich, I will be happy.
- d. If I had been born rich, I would not have gone to school.

28. ____ not all the spectators had arrived, the match took place on time, as planned.
- When
 - If
 - Even though
 - Whether
29. Caroline wants to change heaters because the one she has is old. Which sentence matches?
- If her heater were newer, she would have kept it.
 - If her heater were newer, she would not think about changing it.
 - If her heater would be newer, she would keep it.
 - If her heater were newer, she keeps it.
30. Which TWO sentences are perfectly correct?
- I would have bought the stock only if interest rates had gone down.
 - I will buy the stock only if interest rates goes down.
 - I will buy the stock only if interest rates go down.
 - I will have bought the stock only if interest rates go down.

QCM 6 – OC S3 2023/24 (Week 20 November)

31. Non-verbal communication can _____. *Choose all that apply*
- a) complement a verbal message.
 - b) accentuate verbal communication.
 - c) contradict a verbal message.
 - d) None of the above
32. A key difference between verbal and non-verbal communication is that _____
- a) Verbal communication is nonlinear.
 - b) Non-verbal communication is linear.
 - c) Verbal communication is linear and nonverbal communication is nonlinear.
 - d) There are no specific differences between verbal and non-verbal cues.
33. When a teacher pauses during a lecture and looks at students who are talking in order to communicate that they should be quiet, what function is being fulfilled by the non-verbal message?
- a) accenting
 - b) complementing
 - c) substituting
 - d) contradicting
34. Which of the following is **NOT** a characteristic of non-verbal communication?
- a) It remains unaffected by its setting.
 - b) It often operates at a subconscious level.
 - c) It reveals feelings and attitudes.
 - d) It may conflict with verbal messages.
35. Which of the following statements best describes paralanguage?
- a) It involves the speaker's choice of words.
 - b) It can create a distinct impression of the speaker.
 - c) Its main component is body language.
 - d) It exists beside language and interacts with it.
36. Which of the following is **NOT** an aspect of paralanguage?
- a) facial expressions
 - b) rate of speech
 - c) pitch of voice
 - d) volume of voice

37. Displays of feelings can vary by culture. Which of the following is **NOT** true?

- a) Smiling is generally considered a positive sign.
- b) Many West African cultures tend to openly express emotions.
- c) Americans only smile when they are happy.
- d) In some cultures, excessive smiling may signal shallowness.

38. In all cultures, smiling a lot is seen as a good thing. True or False?

- a) True
- b) False

39. Non-verbal communication skills are something that we are born with and can't be learnt. True or False?

- a) True
- b) False

40. Which country according to the Preferred Interpersonal Distances 2017 study had the shortest personal space preference between themselves and a stranger?

- a) Bulgaria
- b) Romania
- c) Argentina
- d) Italy

QCM Physique – InfoS3 – 20.11

Pensez à bien lire les questions ET les réponses proposées (attention à la numérotation des réponses)

Q41. Selon des mesures expérimentales, pour un objet réel ayant un comportement proche du corps noir, le spectre de son rayonnement (intensité du rayonnement en fonction de la longueur d'onde λ) dépend de la température de celui-ci.

- a. Vrai
- b. Faux

Q42. Le rayonnement du corps noir, décrit par la loi de Rayleigh-Jeans, est décrit comme la « catastrophe ultraviolette » car :

- a. La densité d'énergie rayonnée diverge vers $+\infty$ pour les courtes longueurs d'onde.
- b. La densité d'énergie rayonnée diverge vers $+\infty$ pour les grandes longueurs d'onde.
- c. La densité d'énergie rayonnée pour les grandes longueurs d'onde est nulle
- d. La densité d'énergie rayonnée pour les petites longueurs d'onde est nulle

Q43. Le quanta d'énergie a pour expression :

- a. $E_0 = hc\lambda$
- b. $E_0 = h\lambda$
- c. $E_0 = \frac{hc}{\lambda}$
- d. $E_0 = \frac{hc}{\lambda^2}$


Q44. Sur l'effet photoélectrique, on peut dire :

- a. Qu'il correspond à l'émission d'un photon par irradiation d'un métal par un faisceau d'électrons.
- b. Qu'il correspond à l'émission d'un électron par irradiation d'un métal par un faisceau lumineux.
- c. Qu'il n'a lieu qu'à partir d'une certaine énergie apportée.
- d. Qu'il a lieu peu importe l'énergie apporté.

Q45. Selon le modèle de Bohr de l'atome d'hydrogène, lors de la désexcitation d'un électron d'un niveau supérieur vers un niveau inférieur, il y a :

- a. Absorption d'un quanta d'énergie.
- b. Emission d'un quanta d'énergie.

Les Q46&47. s'appuient sur le diagramme d'énergie ci-dessous de l'atome d'hydrogène de Bohr.



Q46. L'énergie à fournir pour passer de l'état fondamental à l'orbite $n = 3$ est égale à :

- a. 12,09 eV
- b. -12,09 eV
- c. 1,51 eV
- d. -1,51 eV

Q47. La longueur d'onde correspondant à une transition de l'état $n = 3$ vers l'état $n' = 2$ vaut :

- a. $\lambda = hc |\Delta E_{3 \rightarrow 2}|$
- b. $\lambda = hc \Delta E_{3 \rightarrow 2}$
- c. $\lambda = \frac{hc}{|\Delta E_{3 \rightarrow 2}|}$
- d. $\lambda = \frac{hc}{\Delta E_{3 \rightarrow 2}}$

Q48. Selon le modèle de Bohr de l'atome d'hydrogène, le rayon d'une orbite électronique numérotée $n \in \mathbb{N}^*$ est lié au rayon a_0 de l'orbite de plus basse énergie par la relation :

- a. $r_n = a_0 n$; $n = 1, 2, 3 \dots$
- b. $r_n = a_0 n^2$; $n = 1, 2, 3 \dots$
- c. $r_n = \frac{a_0}{n^2}$; $n = 1, 2, 3 \dots$
- d. $r_n = \frac{a_0}{n}$; $n = 1, 2, 3 \dots$

Q49. Selon le modèle de Bohr de l'atome d'hydrogène, l'énergie d'une orbite électronique numérotée $n \in \mathbb{N}^*$ est lié à l'énergie E_1 de l'orbite de plus basse énergie par la relation :

- a. $E_n = E_1 n^2$; $n = 1, 2, 3 \dots$
- b. $E_n = E_1 n$; $n = 1, 2, 3 \dots$
- c. $E_n = \frac{E_1}{n^2}$; $n = 1, 2, 3 \dots$
- d. $E_n = \frac{E_1}{n}$; $n = 1, 2, 3 \dots$

Q50. Le spectre lumineux visible de l'hydrogène est :

- a. Un continuum de longueurs d'onde du violet au rouge d'intensité constante.
- b. Un continuum de longueurs d'onde du violet au rouge avec un pic d'intensité pour une certaine longueur d'onde.
- c. Un spectre composé de plusieurs raies lumineuses distinctes.
- d. Un spectre composé d'une seule raie lumineuse.

QCM 6

Architecture des ordinateurs

Lundi 20 novembre 2023

Pour toutes les questions, une ou plusieurs réponses sont possibles.

51. Choisir les réponses correctes.
- A. Un mot de 16 bits peut être empilé.
 - B. Un mot de 32 bits peut être empilé.
 - C. Un octet peut être empilé.
 - D. Aucune de ces réponses.
52. Pour empiler une donnée :
- A. On incrémente A7 d'abord.
 - B. Aucune de ces réponses.
 - C. On ne change pas A7.
 - D. On décrémente A7 d'abord.
53. Soit l'instruction suivante : `MOVEM.L D1-D3/A4/A5, -(A7)`
Quelle instruction est équivalente ?
- A. `MOVEM.L D1/D3/A4/A5, -(A7)`
 - B. `MOVEM.L A4/A5/D1/D2/D3, -(A7)`
 - C. `MOVEM.L D1/D3/A4-A5, -(A7)`
 - D. Aucune de ces réponses.
54. Soient les deux instructions suivantes :
- ```
CMP.W D1,D2
BLE NEXT
```
- Branchement à NEXT si :
- A. D1 = \$18929218 et D2 = \$18929218
  - B. D1 = \$92181892 et D2 = \$92181892
  - C. D1 = \$18929218 et D2 = \$92181892
  - D. D1 = \$92181892 et D2 = \$18929218

55. Soient les deux instructions suivantes :

CMP.B D1,D2  
BLE NEXT

Branchement à NEXT si :

- A. D1 = \$18929218 et D2 = \$92181892
- B. D1 = \$92181892 et D2 = \$92181892
- C. D1 = \$18929218 et D2 = \$18929218
- D. D1 = \$92181892 et D2 = \$18929218

56. Quelle(s) instruction(s) n'est (ne sont) pas possible(s) ?

- A. SUBQ.L #3,D0
- B. SUBQ.L #42,D3
- C. SUBQ.L #8,A2
- D. SUBQ.B #2,(A2)

57. Quelle(s) instruction(s) n'est (ne sont) pas possible(s) ?

- A. SUBIL #42,D0
- B. SUBIL D2,D3
- C. SUBIL #8,A2
- D. SUBI.B #2,(A2)

58. Quelle(s) instruction(s) n'est (ne sont) pas possible(s) ?

- A. MOVEQ.L D1,D0
- B. MOVEQ.B #42,D0
- C. MOVEQ.W #42,D0
- D. MOVEQ.L #42,D0

59. Quelle(s) instruction(s) n'est (ne sont) pas possible(s) ?

- A. MOVEA.L #50,D0
- B. MOVEA.L #50,A0
- C. MOVEA.B #50,D0
- D. MOVEA.B #50,A0

60. Quelle(s) instruction(s) n'est (ne sont) pas possible(s) ?

- A. SWAP.W D7
- B. SWAP.W A1
- C. SWAP.L A4
- D. SWAP.B D7

| Opcode            | Size            | Operand                 | CCR     | Effective Address s=source, d=destination, e=either, i=displacement |    |      |       |       |       |          |       |       |        |           |    |   | Operation | Description                                                                                                                              |                                                                                          |
|-------------------|-----------------|-------------------------|---------|---------------------------------------------------------------------|----|------|-------|-------|-------|----------|-------|-------|--------|-----------|----|---|-----------|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|
|                   |                 |                         |         | Dn                                                                  | An | (An) | (An)+ | -(An) | (iAn) | (iAn,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n |   |           |                                                                                                                                          |                                                                                          |
| ABCD              | B               | Dy,Dx<br>-(Ay),-(Ax)    | *U*U*   | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$<br>$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$                                      | Add BCD source and eXtend bit to destination, BCD result                                 |
| ADD <sup>4</sup>  | BWL             | s,Dn<br>Dn,d            | *****   | e                                                                   | s  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | $s + Dn \rightarrow Dn$<br>$Dn + d \rightarrow d$                                                                                        | Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)              |
| ADDA <sup>4</sup> | WL              | s,An                    | -----   | s                                                                   | e  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | $s + An \rightarrow An$                                                                                                                  | Add address (.W sign-extended to .L)                                                     |
| ADDI <sup>4</sup> | BWL             | #n,d                    | *****   | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | s | s         | $\#n + d \rightarrow d$                                                                                                                  | Add immediate to destination                                                             |
| ADDQ <sup>4</sup> | BWL             | #n,d                    | *****   | d                                                                   | d  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | s | s         | $\#n + d \rightarrow d$                                                                                                                  | Add quick immediate (#n range: 1 to 8)                                                   |
| ADDX              | BWL             | Dy,Dx<br>-(Ay),-(Ax)    | *****   | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | $Dy + Dx + X \rightarrow Dx$<br>$-(Ay) + -(Ax) + X \rightarrow -(Ax)$                                                                    | Add source and eXtend bit to destination                                                 |
| AND <sup>4</sup>  | BWL             | s,Dn<br>Dn,d            | -**00   | e                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | $s \text{ AND } Dn \rightarrow Dn$<br>$Dn \text{ AND } d \rightarrow d$                                                                  | Logical AND source to destination (ANDI is used when source is #n)                       |
| ANDI <sup>4</sup> | BWL             | #n,d                    | -**00   | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | s | s         | $\#n \text{ AND } d \rightarrow d$                                                                                                       | Logical AND immediate to destination                                                     |
| ANDI <sup>4</sup> | B               | #n,CCR                  | =====   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | s | s         | $\#n \text{ AND } CCR \rightarrow CCR$                                                                                                   | Logical AND immediate to CCR                                                             |
| ANDI <sup>4</sup> | W               | #n,SR                   | =====   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | s | s         | $\#n \text{ AND } SR \rightarrow SR$                                                                                                     | Logical AND immediate to SR (Privileged)                                                 |
| ASL               | BWL             | Dx,Dy<br>#n,Dy          | *****   | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         |                                                        | Arithmetic shift Dy by Dx bits left/right                                                |
| ASR               | BWL             | #n,Dy                   | *****   | d                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | Arithmetic shift Dy #n bits L/R (#n: 1 to 8)                                                                                             |                                                                                          |
|                   | W               | d                       | *****   | -                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | Arithmetic shift ds 1 bit left/right (.W only)                                                                                           |                                                                                          |
| Bcc               | BW <sup>2</sup> | address <sup>2</sup>    | -----   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | if cc true then address $\rightarrow$ PC                                                                                                 | Branch conditionally (cc table on back) (8 or 16-bit $\pm$ offset to address)            |
| BCHG              | B L             | Dn,d<br>#n,d            | ---*--- | e <sup>1</sup>                                                      | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | $\text{NOT}(\text{bit number of } d) \rightarrow Z$<br>$\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$ | Set Z with state of specified bit in d then invert the bit in d                          |
| BCLR              | B L             | Dn,d<br>#n,d            | ---*--- | e <sup>1</sup>                                                      | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | $\text{NOT}(\text{bit number of } d) \rightarrow Z$<br>$0 \rightarrow \text{bit number of } d$                                           | Set Z with state of specified bit in d then clear the bit in d                           |
| BRA               | BW <sup>2</sup> | address <sup>2</sup>    | -----   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | address $\rightarrow$ PC                                                                                                                 | Branch always (8 or 16-bit $\pm$ offset to addr)                                         |
| BSET              | B L             | Dn,d<br>#n,d            | ---*--- | e <sup>1</sup>                                                      | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$<br>$1 \rightarrow \text{bit } n \text{ of } d$                                   | Set Z with state of specified bit in d then set the bit in d                             |
| BSR               | BW <sup>2</sup> | address <sup>2</sup>    | -----   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | PC $\rightarrow$ -(SP); address $\rightarrow$ PC                                                                                         | Branch to subroutine (8 or 16-bit $\pm$ offset)                                          |
| BTST              | B L             | Dn,d<br>#n,d            | ---*--- | e <sup>1</sup>                                                      | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | $\text{NOT}(\text{bit } Dn \text{ of } d) \rightarrow Z$<br>$\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$                    | Set Z with state of specified bit in d Leave the bit in d unchanged                      |
| CHK               | W               | s,Dn                    | -*UUU   | e                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | if $Dn < 0$ or $Dn > s$ then TRAP                                                                                                        | Compare Dn with 0 and upper bound (s)                                                    |
| CLR               | BWL             | d                       | -0100   | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | $0 \rightarrow d$                                                                                                                        | Clear destination to zero                                                                |
| CMP <sup>4</sup>  | BWL             | s,Dn                    | -****   | e                                                                   | s  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | set CCR with $Dn - s$                                                                                                                    | Compare Dn to source                                                                     |
| CMPA <sup>4</sup> | WL              | s,An                    | -****   | s                                                                   | e  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | set CCR with $An - s$                                                                                                                    | Compare An to source                                                                     |
| CMPI <sup>4</sup> | BWL             | #n,d                    | -****   | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | s | s         | set CCR with $d - \#n$                                                                                                                   | Compare destination to #n                                                                |
| CMPM <sup>4</sup> | BWL             | (Ay)+,(Ax)+             | -****   | -                                                                   | -  | -    | e     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | set CCR with $(Ax) - (Ay)$                                                                                                               | Compare (Ax) to (Ay); Increment Ax and Ay                                                |
| DBcc              | W               | Dn,address <sup>2</sup> | -----   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | if cc false then { $Dn - 1 \rightarrow Dn$<br>if $Dn < 0$ then addr $\rightarrow$ PC }                                                   | Test condition, decrement and branch (16-bit $\pm$ offset to address)                    |
| DIVS              | W               | s,Dn                    | -***0   | e                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | $\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$                                                                          | $Dn = [ 16\text{-bit remainder, } 16\text{-bit quotient} ]$                              |
| DIVU              | W               | s,Dn                    | -***0   | e                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | $32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$                                                                                      | $Dn = [ 16\text{-bit remainder, } 16\text{-bit quotient} ]$                              |
| EOR <sup>4</sup>  | BWL             | Dn,d                    | -**00   | e                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | s | s         | $Dn \text{ XOR } d \rightarrow d$                                                                                                        | Logical exclusive OR Dn to destination                                                   |
| EORI <sup>4</sup> | BWL             | #n,d                    | -**00   | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | s | s         | $\#n \text{ XOR } d \rightarrow d$                                                                                                       | Logical exclusive OR #n to destination                                                   |
| EORI <sup>4</sup> | B               | #n,CCR                  | =====   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | s | s         | $\#n \text{ XOR } CCR \rightarrow CCR$                                                                                                   | Logical exclusive OR #n to CCR                                                           |
| EORI <sup>4</sup> | W               | #n,SR                   | =====   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | s | s         | $\#n \text{ XOR } SR \rightarrow SR$                                                                                                     | Logical exclusive OR #n to SR (Privileged)                                               |
| EXG               | L               | Rx,Ry                   | -----   | e                                                                   | e  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | register $\leftrightarrow$ register                                                                                                      | Exchange registers (32-bit only)                                                         |
| EXT               | WL              | Dn                      | -**00   | d                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | $Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$                                                                                       | Sign extend (change .B to .W or .W to .L)                                                |
| ILLEGAL           |                 |                         | -----   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | PC $\rightarrow$ -(SSP); SR $\rightarrow$ -(SSP)                                                                                         | Generate Illegal Instruction exception                                                   |
| JMP               |                 | d                       | -----   | -                                                                   | -  | d    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | $\uparrow d \rightarrow PC$                                                                                                              | Jump to effective address of destination                                                 |
| JSR               |                 | d                       | -----   | -                                                                   | -  | d    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | PC $\rightarrow$ -(SP); $\uparrow d \rightarrow PC$                                                                                      | push PC, jump to subroutine at address d                                                 |
| LEA               | L               | s,An                    | -----   | -                                                                   | e  | s    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | $\uparrow s \rightarrow An$                                                                                                              | Load effective address of s to An                                                        |
| LINK              |                 | An,#n                   | -----   | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | An $\rightarrow$ -(SP); SP $\rightarrow$ An;<br>SP + #n $\rightarrow$ SP                                                                 | Create local workspace on stack (negative n to allocate space)                           |
| LSL               | BWL             | Dx,Dy<br>#n,Dy          | ***0*   | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         |                                                      | Logical shift Dy, Dx bits left/right                                                     |
| LSR               | W               | d                       | ***0*   | d                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | Logical shift Dy, #n bits L/R (#n: 1 to 8)                                                                                               |                                                                                          |
|                   |                 |                         | ***0*   | -                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | Logical shift d 1 bit left/right (.W only)                                                                                               |                                                                                          |
| MOVE <sup>4</sup> | BWL             | s,d                     | -**00   | e                                                                   | s  | e    | e     | e     | e     | e        | e     | e     | e      | s         | s  | s | s         | $s \rightarrow d$                                                                                                                        | Move data from source to destination                                                     |
| MOVE              | W               | s,CCR                   | =====   | s                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | $s \rightarrow CCR$                                                                                                                      | Move source to Condition Code Register                                                   |
| MOVE              | W               | s,SR                    | =====   | s                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s      | s         | s  | s | s         | $s \rightarrow SR$                                                                                                                       | Move source to Status Register (Privileged)                                              |
| MOVE              | W               | SR,d                    | -----   | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | d      | -         | -  | - | -         | SR $\rightarrow$ d                                                                                                                       | Move Status Register to destination                                                      |
| MOVE              | L               | USP,An<br>An,USP        | -----   | -                                                                   | d  | -    | -     | -     | -     | -        | -     | -     | -      | -         | -  | - | -         | USP $\rightarrow$ An<br>An $\rightarrow$ USP                                                                                             | Move User Stack Pointer to An (Privileged)<br>Move An to User Stack Pointer (Privileged) |
|                   | BWL             | s,d                     | XNZVC   | Dn                                                                  | An | (An) | (An)+ | -(An) | (iAn) | (iAn,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n |   |           |                                                                                                                                          |                                                                                          |

