# Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Do not use a pencil or red ink.

## Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

## Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

## Exercise 3 (3 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$fff0,d7
next1
            moveq.l #1,d1
            cmpi.l #$1000,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
                    #200,d0
            move.l
loop2
            addq.l #1,d2
            subq.b #4,d0
                    loop2
next3
            clr.l
                    d3
            move.l
                    #$7777777, d0
loop3
            addq.l
                    #1,d3
                    d0,loop3
            dbra
                                   ; DBRA = DBF
```

## Exercise 4 (2 points)

Write the instructions that modify **D1** so that it takes the value given on the <u>answer sheet</u>. The initial value of **D1** is \$ 87654321 . **Use the SWAP, ROR and ROL instructions only**. Answer on the <u>answer sheet</u>.

Final Exam S3

## Exercise 5 (10 points)

All the questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character). An array of strings is made up of multiple strings in a row. For the whole exercise, we assume that an array of strings always contains at least one non-empty string. An array of strings always ends with two zeros: the null character of the last string followed by an additional final zero that marks the end of the array.

1. Write the **next\_str** subroutine that returns the address of the next string in an array of strings (or the last zero in the array if there are no more strings).

<u>Input</u>: **A0.L** points to a string in the array.

<u>Output</u>: **A0.L** points to the next string in the array or the last zero in the array if there are no more strings.

#### Be careful. The next str subroutine must contain 3 lines of instructions at the most.

2. Write the **two\_by\_two\_swap** subroutine that swaps the characters of a string in pairs (for odd lengths, the last character does not change).

<u>Input</u>: **A0.L** points to a string of characters.

Output: The string is modified in place (directly in memory).

For instance:

- If **A0.L** points to the string "ABCDEF", the string will become "BADCFE".
- If **A0.L** points to the string "ABCDEFG", the string will become "BADCFEG".

#### Be careful. The two\_by\_two\_swap subroutine must contain 13 lines of instructions at the most.

3. By using the **next\_str** and **two\_by\_two\_swap** subroutines, write the **swap\_all** subroutine that swap by pairs the characters of all the strings in an array of strings. If a string contains an odd number of characters, its last character does not change.

<u>Input</u>: **A0.L** points to the first string in an array of strings.

Output: All of the strings are modified in place.

Be careful. The swap\_all subroutine must contain 10 lines of instructions at the most.

Final Exam S3 2/8

EAS	/68	K Quic	k Ref	fer	en	ıce	v1.	8	htt	p://www	w.wo	wgw	ep.cc	m/EAS	y68	K.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effec	ctive	Addre:	8 <b>5</b> S=S	ource,	d=destina	tion, e	=eithe	r, i=dís	placemen	ıt	Operation	Description
_	BWL	b.z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	•	•
ABCD	В	Dy,Dx -(Ay),-(Ax)	*U*U*	е	-	-	-		-	-	-	-	-	-	-	$D_{Y D} + D_{X D} + X \rightarrow D_{X D}$ - $(A_{Y})_{ D} + -(A_{X})_{ D} + X \rightarrow -(A_{X})_{ D}$	Add BCO source and eXtend bit to destination, BCO result
ADD 4	BWL	s,On On,d	****	e e	s d <sup>4</sup>	s d	2	z z	s	s d	s d	g	5	2	s <sup>4</sup>	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		2	В	2	2	5	5	8	2	8	z	2		s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	ď	-	ď	ď	4	d	ď	ď	å	-	-		#n + d → d	Add immediate to destination
ADDO 4	BWL	#n,d	****	d	d	d	d	d	d	ď	d	ď	-	-		#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX		#п,и Dy,Dx	****	_	u	u	u	u -	- u	_ u	u	۳	-	-	-	$D_{Y} + D_{X} + X \rightarrow D_{X}$	Add source and eXtend bit to destination
ADUX	DITL			е	-	-	-		-		-	`	-	•	-		Add Source and extend bit to destination
AND 4	пш	-(Ay)(Ax)	-**00	-	-	<u> </u>	<u> </u>	В	-		-	-	-	-	_4	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ANU	BWL	s,Dn n	-~~00	В	-	2	2	2	2	8	2	8	Z	2	l .	s AND On → On	Logical AND source to destination
ANDL §	пии	Dn,d	-**00	е	-	q	d	d	d	d	d	q	-	-	-	Dn AND d → d	(AND) is used when source is #n)
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-		#n AND d → d	Logical AND immediate to destination
ANDI 4	B	#n,CCR	=====	-	-	-	-	-	-	-	-	<u> </u>	-	-		#n AND CCR → CCR	Logical AND immediate to CCR
ANDI 4	₩	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Lagical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	B	-	-	-	-	-	-	-	-	-	-	-	X <b>←</b> □ □ ■ 0	Arithmetic shift Dy by Ox bits left/right
ASR		#n,Dy		d	-	-	:	-	-	;	-	:	-	-	8	<b>→</b>	Arithmetic shift Dy #n bits L/R (#n: I to 8)
	₩	<u>d</u> ,, ,		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds   bit left/right (.W only)
Всс	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if co true then	Branch conditionally (cc table on back)
				<u> </u>		L.	L.	<u>.</u>		<u> </u>		<u> </u>				address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn.d	*	B	-	d	d	d	d	d .	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	Ь	d	d	d	-	-	_	NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
BCLR	ΒL	Dn,d	*	e	-	d	d	d d	d	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	<u>d</u>	d	В	d	В	d	-	-	2	$0 \rightarrow \text{bit number of d}$	clear the bit in d
BRA	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	8 L	Dn,d	*	B	-	В	d	р	В	d	В	d	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	$1 \rightarrow bit n af d$	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
TSTB	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	ď	d	d	-	NOT( bit On of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		q,	-	В	d	р	В	d	В	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	₩	s,Dn	-*טטט	В	-	Z	S	S	S	s	S	S	S	S	S	if On<0 or On>s then TRAP	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	В	В	d	Ь	d	-	-	-	D → d	Clear destination to zero
CMP 4	BWL	s,Dn	_***	е	s <sup>4</sup>	8	s	s	S	s	8	s	S	S	s <sup>4</sup>	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	В	S	S	2	S	2	S	2	S	2	S	set CCR with An – s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	7	1	П	В	d	В	d	-	-	z	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+ (Ax)+	_****	-	-	-	е		-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		<u> </u>	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-l → Dn	Test condition, decrement and branch
																if On <> -1 then addr →PC }	
DIVS	₩	s.Dn	-***0	е	-	8	s	s	s	s	s	s	s	S	s	$\pm 32$ bit On / $\pm 16$ bit s $\rightarrow \pm 0$ n	Dn= [ 16-bit remainder, 16-bit quotient ]
DIVU	₩	s.Dn	-***0	e	-	8	2	2	2	s	8	s	2	2	2	32bit Dn / 16bit s → Dn	On= [ 16-bit remainder, 16-bit quotient ]
EOR 4		Dn,d	-**00	e	-	ď	ď	<u>d</u>	d	ď	ď	ď	-	-	_	On XOR d → d	Logical exclusive OR On to destination
EORI 4	BWL	#n,d	-**00	d	<u> </u>	d	ď	<u> </u>	d	d	q	ď	-	_	5	#n XOR d → d	Lagical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	Ι.	<del>ٿ</del>	<del>"</del>	-	_		-	-	-	_	2	#n XOR CCR → CCR	Lagical exclusive OR #n to CCR
EORI 4	₩	#n,SR	=====	<u> </u>	<u> </u>	<u> </u>	┪.	-	_		-	<u> </u>	<u> </u>	_	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG		Rx,Ry		е	е		<del>  -</del>	<u> </u>	_	<del> </del>	_	<del> </del>	<u> </u>	_	_	register ←→ register	Exchange registers (32-bit only)
EXT	₩L	Dn	-**00	d	-	Ė	<del>-</del>	+-	-	-	<u> </u>	<del>-</del>	+-	_	Ě	Dn.B → Dn.W   Dn.W → Dn.L	
ILLEGAL	ITL	ווע		<u> </u>	Ť		Ė	Ė	-		_	H	_	_	Ė	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		<del> </del>	<del>-</del>	- d	Ė	<del>-</del>	d	_ 	d	- d	d	d	-	14 → bc	Jump to effective address of destination
JSR		a d		-	<del>  -</del>	q u	-	-			d	q			-		,
				<u> </u>	-	<del>-</del>			d	d	-	_	d	d		$PC \rightarrow -(SP)$ ; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	В	2	-	-	2	8	2	8	2	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		_	-	_	-	_	-	_	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$ $SP + \#n \rightarrow SP$	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	Е	-	-	-	-	-	-	-	-	-		-	X - 0	Logical shift Dy. Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	2	X -=- X	Logical shift Dy, #n bits L/R (#n: I to 8)
	₩	d		-	-	d	d	В	В	d	В	d	-	-	-		Logical shift d l bit left/right (.W only)
MOVE 4	BWL	s.d	-**00	е	s4	е	е	е	е	е	е	е	s	2		$b \leftarrow z$	Move data from source to destination
MOVE	₩	s.CCR	=====	S	-	S	S	S	S	s	5	s	8	2	8	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	₩	s,SR	=====	S		S	S	S	S	S	S	s	S	S		s → SR	Move source to Status Register (Privileged)
MDVE	₩	SR,d		d	-	В	В	В	В	d	В	d	-	-	-	SR → d	Move Status Register to destination
MDVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
		An.USP		-	5	-	-	-	-	-	_	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	b,e	XNZVC	Dn		(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.l	(i, <b>P</b> C)	(i,PC,Rn)	#n		
		-,-				· '		1 10	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							l

#### Computer Architecture – EPITA – S3 – 2023/2024

MUPEA' NIL 6.4	Opcade	Size	Operand	CCR	E	Effec	ctive .	Addres	S S=S	DUCCE.	d=destina	tion. e	eithe=	r. i=dis	placemen	ıt	Operation	Description
MIPER   WI   Substitute   Sub					_	_											<b></b>	
MOPEN   More presented repairs   More superished before to far Ref.	MOVEA4				S	е	s					s	s			-	s → An	Move source to An (MOVE s,An use MOVEA)
Section   Sec	MOVEM*	WL	Rn-Rn,d		-	-	d	-	d	d	Ь	д	d	-	-	-	Registers → d	Move specified registers to/from memory
(JAn)   In   Hours   -100   d			s,Rn-Rn		-	-	2	2	-	2	Z	Z	8	z	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MINCE	MOVEP	WL	Dn.(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
MILL   W   EBr			(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i.An) \rightarrow Dn(i+2,An)(i+4.A.$	(Access only even or odd addresses)
MILL	MOVEQ	L	#n,Dn	-**00	d	-	-		-	-	-	-	-	-	-	s	#n → D⊓	Move sign extended 8-bit #n to Dn
NECO   B   d	MULS	W	s,Dn	-**00	В	-	2	2	2	2	Z	Z	8	Z	S	2	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MSC   MSC	MULU	W	s,Dn	-**00	6	-	S	S	2	S	S	S	S	2	S	S	l6bit s * l6bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
MSP   MSP	NECD	8	d	*U*U*	d		d	р	d	d	d	d	d	-	-	-	$D - d_{10} - X \rightarrow d$	Negate BCD with eXtend, BCD result
NOTE   Will   Color   Color	NEG	BWL	d	****	В	-	d	Ь	d	d	Ь	9	d		-	-	0 - d → d	Negate destination (2's complement)
NOT	NEGX	BWL	d	****	d	-	d	Ь	d	d	Ь	д	d		-	-	D - d - X → d	Negate destination with eXtend
CR	NDP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn	NDT	BWL	d	-**00	d	-	d	Ь	d	d	Ь	Ь	d		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
CR1	OR 4	BWL	s,Dn	-**00	е	-	s	s	S	8	s	S	s	8	s	8	s OR Dn → On	Logical OR
DRI			On,d		е	-	d	d	d	d	d	d	d	-	-	-	On OR d → d	(ORI is used when source is #n)
UR1   W   #n,SR   ====   -   -   -   -   -   -   -   -	ORI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	В	d	d	Ь	д	d	-	-	S	#n DR d → d	Logical OR #n to destination
PEST	DRI <sup>4</sup>	В	#n,CCR	=====	-	-	-	,	-	-	-	-	-	-	-	2	#n OR CCR → CCR	Logical OR #n to CCR
RESET	ORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL   ROL	PEA	L	S		-	-	2	-	-	2	2	z	8	Z	5	-	↑s → -(SP)	Push effective address of s onto stack
ROM	RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROM BWL DLDy	ROL	BWL	Dx,Dy	-**O*	В	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROX   ROX   ROX   W   d   d   d   d   d   d   d   d   d	ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s	.4	
ROXR		W	d		-	-	d	d	ď	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
Rice		B₩L		***()*	В	-	-	•	-	-	-	-	-	-	-	-	C - [ * ] - ]	Rotate Dy. Dx bits L/R, X used then updated
RTE	ROXR		#n,Dy		д	-	-	-	-	-	-	-	-	-	-	5	X-4	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		W	d		-	-	d	В	d	d	Ь	д	d	-	-	-	L=C	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					-	-	-	-	-	-	-	-	-	-	-	-		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				=====	-	-	-	-	-	-	-	-	-	-	-	-		Return from subroutine and restore CCR
Carrier   Carr					-	-	-	-	-	-	-	-	-	-	-	-		
Scc   B   d     d   - d   d   d   d   d	2BCD	8		*ט*ט*	е	-	-	-	-	-	-	-	-	-	-	-		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-(Ay),-(Ax)			-	-			-		-	-	-	-	-		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Sec	В	d		d	-	d	В	d	d	В	d	d	-	-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-		-	-	-	-	-	-	-	-	2		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SUB 4	B₩L		****	В									Z	S	S		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					В	ď٩	d	d	d	d	d	d	d	-	-			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					_	е	_			_		_		8	S			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				****	d	-	d	d	d	d	d	Д	d	-	-	_		
SWAP W Dn					d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ZNBX	BWL		****	6	-	-	-	-	-	-	-	-	-	-	-		
TAS B d $-**00$ d - d d d d d d d test d $\rightarrow$ CCR; I $\rightarrow$ bit7 of d N and Z set to reflect d, bit7 of d set to I TRAP #n					-	-	-	-	е	-	-	-	-	-	-	-		
TRAP #n			On			-	-	-	-	-		-	-	-	-	-		
		В			d	-	ď	d	d	d	d	В	d	-	-	-		
TRAPV	TRAP		#п	l	-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR. PC set by vector table #n
TST BWL d $-^{\star \star 00}$ d - d d d d d d d test d $\rightarrow$ CCR N and Z set to reflect destination UNLK An d An $\rightarrow$ SP; (SP)+ $\rightarrow$ An Remove local workspace from stack																		
UNLK An $$ d $      -$ An $\rightarrow$ SP; (SP)+ $\rightarrow$ An Remove local workspace from stack						-	-	-	-		-	-	-	-	•	-		
		BWL		-**00	d	-	d	Ь	d	d	Ь	д	d	-	-	-		
	UNLK				-		-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP; (SP) \rightarrow An$	Remove local workspace from stack
		BWL	s,d	XNZVC	On	Αn	(An)	(An)+	-(An)	(i.An)	(i.An.Rn)	abs.W	abs.l	(i.PC)	(i.PC.Rn)	#п		

Car	Condition Tests (+ OR, ! NOT, ⊕ XOR: " Unsigned, " Alternate cc )							
CC	Candition	Test	CC	Candition	Test			
T	true	1	VC	overflow clear	1V			
F	false	0	٧S	overflow set	γ			
HI	higher than	!(C + Z)	PL	plus	1N			
TZ <sub>n</sub>	lower or same	C + Z	MI	minus	N			
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LD", CSa	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	!Z	GT	greater than	$![(N \oplus V) + I]$			
EQ	equal	1	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

s Source, d Destination

e Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

Effective address

Long only; all others are byte only

2 Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

**USP** User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, Y overflow, C carry, X extend

\* set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Last name: F	First name:	Group:
--------------	-------------	--------

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W 20482,(A0)+		
MOVE.B #28,16(A0,D1.W)		
MOVE.L -6(A1),-18(A2,D2.W)		

## Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$72 + \$91	8					
\$00000072 + \$FFFFFF91	32					

## Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$	<b>D2</b> = \$	<b>D</b> 3 = \$				

<u>Exercise 4</u>	<u>xercise 4</u>				
Final value of <b>D1</b> : \$43215687. <b>Be careful</b> , use <b>three</b> lines of instructions at the most.					
Exercise 5					
next_str					

	Computer Architecture – EPITA – S3 – 2023/2024
two_by_two_swap	

	Computer Architecture – EPITA – S3 – 2023/2024
swap_all	