Key to Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Do not use a pencil or red ink.

Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (3 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$fff0,d7
next1
            moveq.l #1,d1
            cmpi.l #$1000,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
                    #200,d0
            move.l
loop2
            addq.l #1,d2
            subq.b
                    #4,d0
                    loop2
next3
            clr.l
                    d3
            move.l
                    #$7777777, d0
loop3
            addq.l
                    #1,d3
                    d0,loop3
            dbra
                                   ; DBRA = DBF
```

Exercise 4 (2 points)

Write the instructions that modify **D1** so that it takes the value given on the <u>answer sheet</u>. The initial value of **D1** is \$ 87654321 . **Use the SWAP, ROR and ROL instructions only**. Answer on the <u>answer sheet</u>.

Exercise 5 (10 points)

All the questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character). An array of strings is made up of multiple strings in a row. For the whole exercise, we assume that an array of strings always contains at least one non-empty string. An array of strings always ends with two zeros: the null character of the last string followed by an additional final zero that marks the end of the array.

1. Write the **next_str** subroutine that returns the address of the next string in an array of strings (or the last zero in the array if there are no more strings).

<u>Input</u>: **A0.L** points to a string in the array.

<u>Output</u>: **A0.L** points to the next string in the array or the last zero in the array if there are no more strings.

Be careful. The next str subroutine must contain 3 lines of instructions at the most.

2. Write the **two_by_two_swap** subroutine that swaps the characters of a string in pairs (for odd lengths, the last character does not change).

<u>Input</u>: **A0.L** points to a string of characters.

Output: The string is modified in place (directly in memory).

For instance:

- If **A0.L** points to the string "ABCDEF", the string will become "BADCFE".
- If **A0.L** points to the string "ABCDEFG", the string will become "BADCFEG".

Be careful. The two_by_two_swap subroutine must contain 13 lines of instructions at the most.

3. By using the **next_str** and **two_by_two_swap** subroutines, write the **swap_all** subroutine that swap by pairs the characters of all the strings in an array of strings. If a string contains an odd number of characters, its last character does not change.

<u>Input</u>: **A0.L** points to the first string in an array of strings.

Output: All of the strings are modified in place.

Be careful. The swap_all subroutine must contain 10 lines of instructions at the most.

Key to Final Exam S3

EAS	EASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																	
Opcode	Size	Operand	CCR	ı	Effe	ctive	Addres	8 2 S=8	ource,	e, d=destination, e=either, i=displacement		Operation	Description					
•	BWL	b,z	XNZVC	_	Ап	(An)		-(An)		(i,An,Rn)				(i,PC,Rn)		•	•	
ABCD	В	Dy,Dx -(Ay),-(Ax)	*U*U*	е	-	-	-		-	-	-	-	-	-	-	$D_{Y D} + D_{X D} + X \rightarrow D_{X D}$ -(Ay) _D + -(Ax) _D + X \rightarrow-(Ax) _D	Add BCO source and eXtend bit to destination, BCO result	
ADD 4	BWL	s,Dn	****	е	5	S	5	2	S	s	5	s	2	2	s ⁴	s + Dn → Dn	Add binary (ADD) or ADDQ is used when	
ADDA 4	₩L	Dn,d		В	ď⁴	Д	4	В	d	d	В	d	•	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)	
ADDA 4		s,An	****	2	В	2	2	5	2	8	2	8	2	2		s + An → An	Add address (.W sign-extended to .L)	
ADDI 4	BWL		****	d	ļ-	ď	d	Д	д.	d	д	ď	-	-		#n + d → d	Add immediate to destination	
ADDQ 4		#n,d		d	d	d	d	d	d	d	d	d	-	-	S	$\#n+d \rightarrow d$	Add quick immediate (#n range: 1 to 8)	
ADDX	RAF	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination	
1117		-(Ay)(Ax)		-	-	<u> </u>	<u> </u>	В	-	-	-	-	•	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$		
AND 4	BWL	s,Dn	-**00	B	-	2	S	5	5	8	S	8	Z	2	84	s AND Dn → On	Logical AND source to destination	
- Aver 6		Dn.d		е	<u> -</u>	ď	d	d	d	d	d	ď	-	-	-	Dn AND d → d	(ANDI is used when source is #n)	
ANDI 4		#n,d	-**00	d	-	d	d	d	d	d	d	q	-	-	2	#n AND d → d	Logical AND immediate to destination	
ANDI 4		#n,CCR	=====	-	-	<u> </u>	<u> </u>	-	-	-	-	•	•	-	2	#n AND CCR → CCR	Lagical AND immediate to CCR	
ANDI 4		#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Lagical AND immediate to SR (Privileged)	
ASL	BWL	Dx,Dy	****	B	-	-	-	-	-	-	-	-	-	-	-	X 📥 u	Arithmetic shift Dy by Ox bits left/right	
ASR		#n,Dy		d	-	-	:	-	-	-	-	-	-	-	8	i i	Arithmetic shift Dy #n bits L/R (#n: I to 8)	
	₩	d		-	-	d	l d	d	d	d	d	d	-	-	-		Arithmetic shift ds I bit left/right (.W only)	
Всс	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if co true then	Branch conditionally (cc table on back)	
				<u> </u>												address → PC	(8 or 16-bit ± affset ta address)	
BCHG	B L	Dn.d	*	B	-	d	l d	d	d	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow I$	Set Zwith state of specified bit in d then	
		#n,d		ď	-	d	d	d	В	d	В	d	-	-	2	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d	
BCLR	ΒL	Dn,d	*	e'	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	В	В	d	В	d	-	-	2	0 → bit number of d	clear the bit in d	
BRA	BM ₃	address ²		-	-	-	-	-	-	-	-	,	•	,	-	address → PC	Branch always (8 or 16-bit ± offset to addr)	
BSET	B L	Dn,d	*	Б	-	В	d	р	В	d	В	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	d	d	d	d	ď	-	-	s	I → bit n af d	set the bit in d	
BSR	BW3	address ²		-	-	-	-	-	-	-	-		-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)	
TZTB	Вι	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d	
		#n,d		ď	-	В	d	В	d	d	В	d	В	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged	
CHK	W	s,Dn	-*טטט	В	-	S	S	S	S	s	5	S	5	S	S	if On<0 or On>s then TRAP	Compare On with 0 and upper bound (s)	
CLR	BWL	d	-0100	d	-	d	d	В	В	d	В	d	-	-	-	D → d	Clear destination to zero	
CMP 4	BWL	s,Dn	_***	е	s ⁴	8	s	s	s	s	s	s	s	S	s ⁴	set CCR with On - s	Compare On to source	
CMPA 4		s,An	_***	S	В	S	2	2	S	s	S	2	2	2	S	set CCR with An – s	Compare An to source	
CMPI 4		#n,d	_***	d	-	d	d	4	В	d	Ь	d	-	-		set CCR with d - #n	Compare destination to #n	
CMPM 4		(Ay)+,(Ax)+	_****	-	-	-	e		-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay	
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-l → Dn	Test condition, decrement and branch	
2200	"	511,243. 52														if On <> -1 then addr → PC }		
DIVS	W	s.Dn	-***0	е	١.	8	s	s	s	s	s	s	s	S	s		On= [16-bit remainder, 16-bit quotient]	
DIVU		s.Dn	-***0	_	١.	8	2	S	2	s	8	S	2	2	2	32bit Dn / 16bit s → Dn	On= [16-bit remainder, 16-bit quotient]	
EOR 4		On,d	-**00		†-	ď	ď	ď	ď	ď	ď	d	-	-	s ⁴	On XOR d → d	Logical exclusive OR On to destination	
EORI 4		#n,d	-**00	4	-	l d	Ü	<u> </u>	q	ď	d d	d	_	_	5	#n XOR d → d	Logical exclusive OR #n to destination	
EORI 4	В	#n,CCR	=====	-	-	<u> </u>	<u> </u>	_	-	-	-	-		_		#n XOR CCR → CCR	Lagical exclusive OR #n to CCR	
EORI 4	W	#n,SR		-	Η.	+-	١.	-	_	_	-	_	_	_	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)	
EXG		Rx,Ry		е	е		H		_		_			_	_	register ←→ register	Exchange registers (32-bit only)	
EXT	₩L		-**00	d	-	⊢	-	-	-		_		_	-	-		Sign extend (change .B to .W or .W to .L)	
ILLEGAL	ITL	ווע		ш	ř	Ë	ٺ	Ť	_	_	-	_			ř	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$		
JMP		1		-	-	-	<u> </u>	-			-	-	-		-		Generate Illegal Instruction exception	
		<u>d</u>		-	┞-	q	<u> </u>		d	d	q	ď	Д.	d	-	^d → PC	Jump to effective address of destination	
JSR		d .		-	-	d	-	-	d	d	d	ď	d	d	-	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d	
LEA	L	в,Ап		-	В	2	-	-	2	8	2	8	2	2	-	↑s → An	Load effective address of s to An	
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack	
10)	7000	D D														SP + #n → SP	(negative n to allocate space)	
TST	RM.F	Dx,Dy	***0*	E	-	-		-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right	
LSR	<u></u>	#n,Dy		d	-	l :	:	-	-	-	-	•	-	-	2	0 → C	Lagical shift Dy, #n bits L/R (#n: 1 to 8)	
MDIAL 8	₩	<u>d</u>	م مدروس	-	- 1	d	d	В	В	d	В	d	-	-	-		Logical shift d I bit left/right (.W only)	
MOVE 4	BWL		-**00		s4		е	е	е	е	е	е	S	2		z → d	Move data from source to destination	
MOVE		s.CCR	=====	S	-	S	8	2	S	S	5	S	8	S		s → CCR	Move source to Condition Code Register	
MOVE		92.z	=====	S	-	S	S	Z	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)	
MDVE		SR.d		р	-	В	d	р	В	d	В	d	-	-	-	SR → d	Move Status Register to destination	
MDAE		USP,An		-	d	-	-	-	-	-	-	,	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)	
		An.USP		Ŀ	8	L-	<u>_</u>	-	-	-	-			-	-	An → USP	Move An to User Stack Pointer (Privileged)	
	BWL	b,e	XNZVC		1 .		(An)+	-(An)	4. 6. 5	44 0 1	a bal	1	// DOX	(i,PC,Rn)	T.	I		

$Computer\ Architecture-EPITA-S3-2023/2024$

Dpcade	Size	Operand	CCR	E	Hec	tive .	Addres	S S=S	DUCCE,	d=destina	ition, e:	eithe=	r, i=dis	placemen	t	Operation	Description
	B₩L	s,d	XNZVC	0n		(An)	(An)+	-(An)		(i.An.Rn)				(i.PC.Rn)		•	·
MOVEA	WL	s,An		8	е	2	2	s	8	8	s	s	S	2	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM*	WL	Rn-Rn,d		-	-	d	-	d	d	Ь	д	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	2	S	-	2	2	z	8	Z	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	On,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (iAn)(i+2An)(i+4A.$	Move On to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i.An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ	ι	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → D⊓	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	В	-	S	2	Z	2	2	z	8	S	2	2	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result; signed 32-bit
MULU	W	s,Dn	-**00	6	-	S	S	S	S	S	S	S	S	S	S	l6bit s * l6bit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NECD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$D - d_{M} - X \rightarrow d$	Negate BCD with eXtend, BCD result
	B₩L	d	****	В	-	d	Ь	d	d	Ь	д	d	-	-	-		Negate destination (2's complement)
	B₩L		****	д	-	d	Ь	d	d	Ь	В	d	-	-	-	D - d - X → d	Negate destination with eXtend
NDP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT	B₩L	d	-**00	d	-	d	В	d	d	Ь	d	d	-	-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
		s,Dn	-**00	е	-	s	s	S	8	s	s	s	s	s	8	s OR Dn → On	Logical OR
		On,d		e	-	d	d	ď	ď	ď	ď	ď	-		-	On OR d → d	(ORI is used when source is #n)
ORI ⁴		#n,d	-**00	d	-	ď	В	d	d	В	ď	d	-	-	S	#n DR d → d	Logical OR #n to destination
DRI ⁴		#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n DR CCR → CCR	Logical OR #n to CCR
ORI ⁴		#n,SR	=====	-	-			-	-	_	-	-	-			#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	Ī	S		-	-	S	_	-	2	2	z	8	z	S	-	↑s → -(SP)	Push effective address of s anto stack
RESET		_			-	_	_		-	-	-	-	-		-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	RWI	Dx,Dy	-**O*	В	-	_	_		_	_	_	_	-	_	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		ď	_			_	_	_	_	_	_	_	s	[4 	Rotate Dy, #n bits left/right (#n: 1 to 8)
""	W	d d			_	d	d	d	d	Ь	d	d	_				Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***()*	В	-	-	-	-	-	-	-	-	-	_	-	C - X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		ğ	_	_	_	-	_	_			_	_	2		Ratate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	Ь	d	d	Ь	a	d	-	_	-	X- C	Rotate destination (-bit left/right (.W only)
RTE				-	-	-	-	-	-	-	-		-	-	-	29 ← +(92);92 ← +(92)	Return from exception (Privileged)
RTR			=====	-	-	-	-	_		-	-		-	-	-	$(SP)+ \rightarrow CCR. (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RIS				-	-	-	-	-		-	-		-	-	-	$(SP) \rightarrow PC$	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-		-	-	-	-	-	-		-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
	-	-(Ay),-(Ax)		-	-	_	_	е	_	-	-		-	_	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	Ч	ď	d	Н	В	d	-	-	-	If cc is true then 1's \rightarrow d	If cc true then d.B = 11111111
	_	_				_	_	_	_	_	-	_				else O's → d	else d.B = 00000000
STOP		#n	=====	-	-			_	-	-	_	_	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
	B₩L	s,Dn	****	В	2	S	S	S	s	5	S	S	S	S	S ⁴	On - s → On	Subtract binary (SUBI or SUBQ used when
		On,d		В	ď	ď	ď	ď	ď	ď	اةا	ď	-	-	٠ <u>.</u>	d - On → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		s	e	s	s	8	8	s	s	s	s	s	s	An - s → An	Subtract address (.W sign-extended to .L)
		#n,d	****	q	-	d	d	ď	ď	d	д	ď	i i			d - #n → d	Subtract immediate from destination
SUBQ 4			****	d	d	d	q	ď	d	d	d	ď	_	_		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
		Dy,Dx	****	6	-	-	-	-		-	_	<u>.</u>	_	_		$Dx - Dy - X \rightarrow Dx$	Subtract source and extend bit from
BUUA	B11 L	-(Ay),-(Ax)						е		_						$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	On Coxy	-**00	д	-	_	_	-	_		_	_	-	_	-	bits $[31:16] \leftarrow \rightarrow$ bits $[15:0]$	Exchange the 16-bit halves of On
TAS	B	d	-**00	d	H	d	d	d	d	д	d	d	-	_	-	test $d \rightarrow CCR$; $I \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to l
TRAP		#n			Н	- u	-	- u			-	u	<u> </u>	-		$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
INAF		πII				•		-	•		-	•			1 2	$(\text{vector table entry}) \rightarrow PC$	(#n range: 0 to 15)
TRAPV				_	片	<u> </u>	_		_			_	<u> </u>	_	<u> </u>	If V then TRAP #7	If overflow, execute an Overflow TRAP
	B₩L	Ч	-**00	9	H	d	4	d	d		- d	ď			-	test d → CCR	N and Z set to reflect destination
UNLK	uift	An			- d	u		u -	- u		U	u		_	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	B₩L	s,d	XNZVC	Пп		(6-1	(del+	-(An)		(i.An.Rn)	ahe W	ahe I	(i pm	(i.PC.Rn)		ян 7 аг, (аг)т 77 Қ П	VEHIOLE INCOLAMI VEHICE ILDIII STOCK
	UIIL	۵,۵		011	NII.	(VIII)	Arvill	(AII)	triality	(intrinsity)	aus.11	303.L	(1.1 0)	(or until)	7/1		

Car	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)							
CC	Candition	Test	CC	Candition	Test			
T	true	1	VC	overflow clear	1V			
F	false	0	AZ	overflow set	¥			
HI	higher than	!(C + Z)	PL	plus	1N			
TZ _n	lower or same	C + Z	MI	minus	N			
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LD", CSa	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + I]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, d Destination

Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

Effective address

Long only; all others are byte only

Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, Y overflow, C carry, X extend

* set according to operation's result, ≡ set directly

- not affected, O cleared, 1 set, U undefined

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register		
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C		
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change		
MOVE.W 20482,(A0)+	\$005000 18 B9 18 B9 E7 21 48 C0	A0 = \$00005002		
MOVE.B #28,16(A0,D1.W)	\$005000 54 AF 1C B9 E7 21 48 C0	No change		
MOVE.L -6(A1),-18(A2,D2.W)	\$005000 18 B9 E7 21 E7 21 48 C0	No change		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$72 + \$91	8	\$03	0	0	0	1
\$00000072 + \$FFFFFF91	32	\$0000003	0	0	0	1

Exercise 3

	of registers after the execution of the the 32-bit hexadecimal represent	
D1 = \$0000001	D2 = \$00000032	D3 = \$00007778

Exercise 4

Final value of **D1**: **\$43215687** . **Be careful**, use **three** lines of instructions at the most.

```
swap d1
rol.b #4,d1
rol.w #8,d1
```

Exercise 5

```
next_str test.b (a0)+
bne next_str
rts
```

```
movem.l d0/d1/a0,-(a7)
two_by_two_swap
\loop
                            (a0),d0
                    move.b
                             \quit
                    beq
                            1(a0),d1
                    move.b
                             \quit
                    beq
                    move.b
                            d1,(a0)+
                    move.b
                            d0,(a0)+
                    bra
                            \loop
\quit
                    movem.l (a7)+,d0/d1/a0
```

```
swap_all move.l a0,-(a7)

\loop jsr two_by_two_swap
jsr next_str

tst.b (a0)
bne \loop
move.l (a7)+,a0
rts
```