Key to Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$5A9500,d7
next1
            moveq.l #1,d1
            tst.b
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            cmpi.w #$95,d7
                    next3
            bgt
            moveq.l #2,d2
next3
            clr.l
                    d3
                    #$512,d0
            move.l
            addq.l #1,d3
loop3
            subq.b
                    #1,d0
                    loop3
next4
            clr.l
                    d4
            move.l
                    #64,d0
loop4
            addq.l #1,d4
                    d0,loop4
                                   ; DBRA = DBF
            dbra
quit
            illegal
```

Exercise 4 (9 points)

All the questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. For the whole exercise, a pair of ASCII characters is made up of two characters representing an integer between 0 and 99 (in base 10). For instance, the characters "08" ('0' and '8') represent the value 8; and the characters "42" ('4' and '2') represent the value 42. As a reminder, the ASCII code of the '0' character is equal to \$30.

Be careful. All the subroutines must contain 15 lines of instructions at the most.

1. Write the **ToAscii** subroutine that converts an integer into a pair of ASCII characters.

<u>Input</u>: **D0.L** holds an integer between 0 and 99 (in base 10).

A0.L points to a 2-byte buffer where the pair of ASCII characters must be written.

Example: If $\mathbf{D0} = \$0000002A$ (42 in base 10) and $\mathbf{A0.L} = \$00005000$, then the address \$5000 will hold the value \$34 (ASCII code of '4') and the address \$5001 will hold the value \$32 (ASCII code of '2').

2. Write the **ToInt** subroutine that converts a pair of ASCII characters into an integer.

<u>Input</u>: **A0.L** points to a pair of ASCII characters to convert.

Output: **D0.B** holds the integer that is represented by the pair of ASCII characters.

Be careful, only **D0.B** must be modified (bits from 8 to 31 must not be modified).

Example:

```
Main movea.l #ascii,a0
jsr ToInt ; D0.B = $2A (42 in base 10)
illegal
ascii dc.b "42"
```

3. By using the **ToInt** subroutine, write the **GetSum** subroutine that returns the sum of two pairs of ASCII characters.

Input: **A0.L** points to a first pair of ASCII characters.

A1.L points to a second pair of ASCII characters.

Output: **D0.B** holds an integer that is the sum of the two pairs of ASCII characters.

Be careful, only **D0.B** must be modified (bits from 8 to 31 must not be modified).

Example:

```
Main movea.l #ascii1,a0 movea.l #ascii2,a1 jsr GetSum ; D0.B = $32 (50 in base 10) illegal ascii1 dc.b "42" ascii2 dc.b "08"
```

$Computer\ Architecture-EPITA-S3-2020/2021$

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																	
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2	DUTCE,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description	
	BWL	s.d	XNZVC	-	An	_	(An)+	-(An)		(i,An,Rn)				(i,PC,Rn)				
ABCD	В	Dy,Dx	*U*U*	В		-	-	-	-	-	-	-	-	-	-	$Dy_{i0} + Dx_{i0} + X \rightarrow Dx_{i0}$	Add BCD source and eXtend bit to	
	_	-(Ay),-(Ax)		-	0	_	:22	В	-	121	2		2	04	_	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$		
ADD ⁴	BWL	s,Dn	****	В	8	S	2	S	S	S	S	S	8	8	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when	
NOO	U.,, L	Dn.d		В	d ⁴	d	ď	ď	ď	ď	ď	d	-	-		Dn+d → d	source is #n. Prevent ADDQ with #n.L)	
ADDA 4	WL	s,An		S	В	8	S	S	S	8	S	S	S	8	S	s + An → An	Add address (.W sign-extended to .L)	
ADDI 4		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	8	#n + d → d	Add immediate to destination	
ADDI 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d			8	#n+d → d	Add quick immediate (#n range: 1 to 8)	
ADDX			****	-	u	u	-	u	-				-		8	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination	
AUUA	DAAT	Dy,Dx	Salarima	6	7.E.S	- 50 - 60	-	201		-	-		- RI		10.00			
AND 4	DWI	-(Ay),-(Ax)	-**00	-	-	-		В				_	-		4	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$		
AND ⁴	BWL	s,Dn	00	1		S	2	S	S	S	S	8	2	8	s ⁴	s AND Dn → Dn	Logical AND source to destination	
AMDI A	DWI	Dn,d	++00	В	*	d	ď	d	d	d	q	d		(T	*	Dn AND d → d	(ANDI is used when source is #n)	
ANDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d		-	2	#n AND d → d	Logical AND immediate to destination	
ANDI 4	В	#n,CCR		-	-	-	-	-	-	121	-	-	-	-	2	#n AND CCR → CCR	Logical AND immediate to CCR	
ANDI ⁴	W	#n,SR		-	-	-	*	*	-	-		*			8	#n AND SR → SR	Logical AND immediate to SR (Privileged)	
ASL	BWL	Dx,Dy	****	В	8. 5 .5	-	17	-	-	15.	-		72	S.=		X 📥 u	Arithmetic shift Dy by Dx bits left/right	
ASR		#n,Dy		d	-	-	<u></u>	2	-	2	2	-	2	2	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)	
	W	d			*	d	d	d	d	d	d	d	*			₽	Arithmetic shift ds 1 bit left/right (.W only)	
Bcc	BM ₃	address ²				-	-	-	-	-	-	-		S#3		if cc true then	Branch conditionally (cc table on back)	
																address → PC	(8 or 16-bit ± offset to address)	
BCHG	BL	Dn.d	*	e ^l		d	d	d	d	d	d	d	*		-	NOT(bit number of d) -> Z	Set Z with state of specified bit in d then	
0555000		#n,d		ď		d	d	ď	ď	ď	d	d	_		8	NOT(bit n of d)→ bit n of d	invert the bit in d	
BCLR	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	1 2	102	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then	
BULK		#n,d		ď		ď	ď	ď	ď	ď	q	ď	_	-	8	D → bit number of d	clear the bit in d	
BRA	BW3	address ²		u		u	-	u	-	- u	-	u			-	address → PC	Branch always (8 or 16-bit ± offset to addr)	
	B L		*_	e ₁	-	-	d	ď				_	-	0.511	-			
BSET	D L	Dn,d		100	-	d	35300	100	d	d	d	ď	195	-		NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then	
nnn	mu3	#n,d		ď		d	d	d	d	d	d	d	. *	-	8	1 → bit n of d	set the bit in d	
BSR	BM ₃	address ²		-		-	-	-	-		-	-		3.5		$PC \rightarrow -(QP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)	
BIZI	BL	Dn,d	*	e,	856	d	d	d	d	d	d	d	d	d	7	NDT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d	
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	2	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged	
CHK	W	s,Dn	-*000	В	-	S	8	S	8	S	2	S	S	8	S	if Dn<0 or Dn>s then TRAP	Compare Dn with D and upper bound (s)	
CLR	BWL	d	-0100	d		d	d	d	d	d	d	d	-	5 - 1		□ → d	Clear destination to zero	
CMP 4	BWL	s,Dn	_***	В	s4	S	S	S	8	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source	
CMPA 4	WL	s,An	_***	S	В	S	2	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source	
CMPI 4		#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n	
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***	-	-	-	В	-	-	-	-	-	-	15 - 5	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay): Increment Ax and Ay	
DBcc	W	On,addres ²		-		2		-		2	-	-	2	(1 <u>2</u>)	_	if cc false then { $Dn-1 \rightarrow Dn$	Test condition, decrement and branch	
DULL		DII,duul 68		-	-	-		_	-	-	_		1			if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$	(16-bit ± offset to address)	
DIVS	W	s,Dn	-***0		\vdash	-	- 12		22		-		<u> </u>	1027	1020	±32bit Dn / ±16bit s → ±Dn	On= [16-bit remainder, 16-bit quotient]	
			-***0	В	-	8	Z	8	S	8	S	8	2	8	8			
DIVU		s,Dn	S	8	-	8	S	S	S	8	S	S	S	8	S		On= [16-bit remainder, 16-bit quotient]	
EDR 4	BWL	Un,d	-**00	6	-	d	d	d	d	d	d	d	-	-	2,	Dn XOR d → d	Logical exclusive DR Dn to destination	
EDRI 4	terminate and the same	#n,d	-**00	d	*	d	d	d	d	d	р	d		(H)	2	#n XDR d → d	Logical exclusive DR #n to destination	
EDRI ⁴	В	#n,CCR		-		-		-	-		Ε.		7.	878	Z	#n XOR CCR → CCR	Logical exclusive DR #n to CCR	
EDRI 4	W	#n,SR		-	-	-	1	-	-	-	-	•	1	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)	
EXG	L	Rx,Ry		В	В	-	-		-	927	-	245	1 2	-		register ←→ register	Exchange registers (32-bit only)	
EXT	WL		-**00	d	-	-	-	-	-	-	-			- 1	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)	
ILLEGAL						-	-	-	-	37.0	-	-	-	-	gen	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception	
JMP	-	d		-	-	d	-	-	В	d	Ь	d	d	d		1d → PC	Jump to effective address of destination	
JSR		d		0.2		d		2	d	d	d d	d	d	d	-	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d	
	- 1	250		-	-	-	_	-					-		-			
LEA	L	s,An		-	8	8	124	~	S	8	S	S	8	8	-	↑s → An	Load effective address of s to An	
LINK		An,#n		-	*	-	*	-	-		*	•	*			$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack	
				\perp	\perp											SP + #n → SP	(negative n to allocate space)	
FZF	BWL	Dx.Dy	***0*	В	822	-		-	-	-	-	•	2	· ·	-	X T	Logical shift Dy, Dx bits left/right	
LSR	600	#n.Dy		d	-	-	7	-	-	-	5		*	: - :	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	¥	-	-		Logical shift d 1 bit left/right (.W only)	
MOVE 4	BWL	s,d	-**00	В	s4	В	В	В	В	В	В	В	8	S	S4	$s \rightarrow d$	Move data from source to destination	
MOVE	W	s,CCR		S	-	S	8	S	8	S	S	S	S	2	8	$s \rightarrow CCR$	Move source to Condition Code Register	
MOVE		s,SR		8	-	8	S	8	8	8	8	8	8	8	2	$s \rightarrow SR$	Move source to Status Register (Privileged)	
	W	SR,d		d		d	ď	d	d	d	ď	ď	_		-	SR → d	Move Status Register to destination	
		UIV,U		u	1	u	u	u	11.54	3,475	u	u	-			USP → An	Move User Stack Pointer to An (Privileged)	
MOVE	11	1100 A-		9900	1	506	12.0	10-										
	L	USP,An		-	d	-	-	-	-	-	-	-	-					
MOVE	L	nA,92U 92U,nA b,s	XNZVC	-	S	- (An)	16	- -(An)	- (i,An)	- (i,An,Rn)	-	-	*	- (i,PC,Rn)	-	Au → NZb	Move An to User Stack Pointer (Privileged)	

Key to Final Exam S3 3/6

Computer Architecture – EPITA – S3 – 2020/2021

Upcode		Uperand	CCR	t	:ttei	ctive								placemen		Uperation	Vescription	
	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n			
M□VEA ⁴	WL	s,An		2	В	S	S	S	S	S	S	2	S	S	S	s → An	Move source to An (MDVE s,An use MDVEA)	
MOVEM ⁴	WL	Rn-Rn,d		-		d	-	d	d	d	d	d	*	-	(<u>a</u>)	Registers → d	Move specified registers to/from memory	
		s,Rn-Rn		27.		8	S	-	8	8	8	S	8	S		s → Registers	(.W source is sign-extended to .L for Rn)	
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	2	-	1 2	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes	
and the second	93190200	(i,An),Dn		d		-	-	-	8	-	-	-	#	-		(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)	
MOVEQ4	L	#n,Dn	-**00	d		181	-	-	-	-	-		-80	-	8	#n → Dn	Move sign extended 8-bit #n to Dn	
MULS	W	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit	
MULU	W	s,Dn	-**00	В	-	S	2	8	8	S	S	S	8	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit	
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$-d_0 - X \rightarrow d$ Negate BCD with eXtend, BCD result		
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	1	□- d → d	Negate destination (2's complement)	
NEGX		d	****	d	-	d	d	d	d	d	d	d	-	-	-	D-q-X → q	Negate destination with eXtend	
NOP	BIIL	u		-	-	-	-	-	-	-	_	-			-	None	No operation occurs	
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d		-	-	NDT(d) → d	Logical NOT destination (I's complement)	
DR ⁴		s,Dn	-**00	-	-			-				_		_	s ⁴	s DR Dn → Dn	Logical DR	
אנו	DAAT	Dn,d	00	8	451.2 case	2	g d	g S	q s	s d	2	2	2	2	2		(DRI is used when source is #n)	
nnı A	mun		++00	В	-	q	1011	-		1000	d	d			-	Dn DR d → d		
DRI 4		#n,d	-**00	d	-	d	d	d	d	d	d	d	× .	3 - 1		#n DR d → d	Logical DR #n to destination	
DRI 4	В	#n,CCR			·•	-			-	(#C)	-		*	3.5		#n DR CCR → CCR	Logical DR #n to CCR	
DRI ⁴	W	#n,SR	=====	•	•	. 7	· 15		7	. (5)			. 5	853	2	#n OR SR → SR	Logical DR #n to SR (Privileged)	
PEA	L	8		-	-	S	- 2	2	S	8	8	8	8	8	-	(¶2)- ← z↑	Push effective address of s onto stack	
RESET					-	-	-	-	-	-	-			14		Assert RESET Line	Issue a hardware RESET (Privileged)	
RDL	BWL	Dx,Dy	-**0*	В	-	-	*	-	-				*	-	-		Rotate Dy, Dx bits left/right (without X)	
RDR	o agreed	#n,Dy		d	-	-	-	7	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)	
	W	d		1	-	d	d	d	d	d	d	d		(14)	-		Rotate d 1-bit left/right (.W only)	
RDXL	BWL	Dx,Dy	***0*	В	(m)	-	2.5		-	(#)	н	(-)	*	3(#1	(m)	C - X	Rotate Dy, Dx bits L/R, X used then updated	
ROXR	.3%/.5~	#n,Dy		d	-	-	9	2	- 2	-	2	-	2	-	2	X	Rotate Dy, #n bits left/right (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	100	-	X 🕶 🗀	Rotate destination 1-bit left/right (.W only)	
RTE				::	9.#E	-	-	-	-		-	S-23	-	3(=)		$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)	
RTR				-	-	-	-	-	-		-	-	1	-		$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR	
RTS				2	-	-	4	-	-	120	-		2	323	-	(SP)+ → PC	Return from subroutine	
SBCD	В	Dy,Dx	*U*U*	е		-		-	-	-	-	-		194		$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from	
7.5.5	-	-(Ay),-(Ax)				-	-	В	-	-	-					$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result	
Scc	В	d		d	-	d	Ь	d	д	d	d	d	-	(2)	-	If cc is true then I's \rightarrow d	If cc true then d.B = 111111111	
555				•										112		else D's → d	else d.B = 00000000	
STOP		#n				_	-	-	-	-	-	-	-		8	#n → SR; STOP	Move #n to SR, stop processor (Privileged)	
SUB 4	BWL	s,Dn	****	-	-	-				2000		3322			-	Dn - s → Dn	Subtract binary (SUBI or SUBO used when	
auu	BML	Dn,d	2992230000	В	s d ⁴	g d	z d	g g	g g	g d	g S	s d	2	2	2	d - Dn → d	source is #n. Prevent SUBQ with #n.L)	
SUBA ⁴	WL			8					-	10000			_	-	-			
		s,An	****	8	8	8	S	S	S	8	8	8	8	8		An - s → An	Subtract address (.W sign-extended to .L)	
SUBI 4		#n,d	****	d	-	d	d	d	d	d	d	d	. 8	(9)		d - #n → d	Subtract immediate from destination	
SUBQ 4	BWL	#n,d		d	d	d	d	d	d	d	d	d		87	_	d-#n → d	Subtract quick immediate (#n range: 1 to 8)	
ZNBX	BWL	Dy.Dx	****	8	-	-	22	-	-	-	2	2	2	-	20	$Dx - Dy - X \rightarrow Dx$ Subtract source and eXtend bit from		
		-(Ay),-(Ax)			-	-	-	8	-	-			. *		*	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination	
SWAP	_	Dn	-**00	_					-		-	875	. E	879		bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn	
ZAT	В	d	-**00	d	•	d	d	d	d	d	р	d		-	-	test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to I	
TRAP		#n		-	-	-	52		-	-	-	2-2	10	-	8	PC→-(SSP);<->-(SSP);	Push PC and SR, PC set by vector table #n	
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)	
TRAPV					170	-	15	-	=	1578	-	-	5.	87.	170	If V then TRAP #7	If overflow, execute an Overflow TRAP	
TZT	BWL	d	-**00	d	141	d	d	d	d	d	d	d	2		120	test $d \rightarrow CCR$	N and Z set to reflect destination	
UNLK		An		-	d	-	-	-	-		-		× 1	1941	-	$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack	
1	BWL	b,a	XNZVC	-		/4 1	(An)+	-(An)	(i,An)	(i,An,Rn)	1 141	1.1	(· DC)	(i,PC,Rn)	44_			

CC	ndition Tests (+ [Condition	Test	CC	Condition	Test
T	true	1	VC	overflow clear	17
F	false	0	AZ	overflow set	٧
Ηľ	higher than	!(C + Z)	PL	plus	!N
r2 _n	lower or same	C+Z	MI	minus	N
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LO", CSª	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	1Z	GT	greater than	$![(N \oplus V) + Z]$
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, ≡ set directly - not affected, O cleared, 1 set, U undefined

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Key to Final Exam S3

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W #5000,-4(A2)	\$005008 C9 10 11 C8 13 88 1F 88	No change
MOVE.L \$500A,-(A2)	\$005008 C9 10 11 C8 11 C8 D4 36	A2 = \$0000500C
MOVE.B 1(A0),-7(A1,D1.W)	\$005000 54 AF 18 B9 E7 AF 48 C0	No change
MOVE.L -12(A2),\$13(A1,D2.W)	\$005010 13 79 E7 21 48 C0 2D 49	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$42 + \$2A	8	\$6C	0	0	0	0
\$7FF0 + \$11	16	\$8001	1	0	1	0
\$FFFFFF0 + \$11	32	\$0000001	0	0	0	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
D1 = \$00000001	D3 = \$0000012							
D2 = \$00000002	D4 = \$00000041							

Exercise 4

```
ToAscii move.l d0,-(a7)

divu.w #10,d0
addi.l #$00300030,d0

move.b d0,(a0)
swap d0
move.b d0,1(a0)
move.l (a7)+,d0
rts
```

```
ToInt move.l d1,-(a7)

clr.w d1

move.b (a0),d1
move.b 1(a0),d0

sub.b #'0',d1
sub.b #'0',d0

mulu.w #10,d1
add.b d1,d0

move.l (a7)+,d1
rts
```

```
GetSum movem.l d1/a0,-(a7)

jsr ToInt
move.b d0,d1

movea.l a1,a0
jsr ToInt
add.b d1,d0

movem.l (a7)+,d1/a0
rts
```