# Final Exam S3 <br> Computer Architecture 

Duration: 1 hr 30 min

## Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the answer sheet. Write down the new values of the registers (except the PC) and memory that are modified by the instructions. Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.

Initial values:
D0 $=\$ F F F F 0020$
D1 $=\$ 00000004$ A1 $=\$ 00005000 \quad$ PC $=\$ 0000500806000$

## Exercise 2 (3 points)

Complete the table shown on the answer sheet. Give the result of the additions and the values of the $\mathbf{N}, \mathbf{Z}$, $\mathbf{V}$ and $\mathbf{C}$ flags.

## Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main move.l #$9507,d7
next1 moveq.l #1,d1
    tst.l d7
    bpl next2
    moveq.l #2,d1
next2 moveq.l #1,d2
    cmp.b #$80,d7
    ble next3
    moveq.l #2,d2
next3 clr.l d3
    move.w #$255,d0
loop3 addq.l #1,d3
    subq.b #1,d0
    bne loop3
next4 clr.l d4
    move.l #$93524,d0
loop4 addq.l #1,d4
    dbra d0,loop4 ; DBRA = DBF
quit illegal
```


## Exercise 4 ( 9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the IsNumber subroutine that determines whether a string contains only digits.

Input: A0.L points to a string that is not empty.
Output: If the string contains only digits, D0.L returns 0 .
Otherwise, D0.L returns 1.
2. Write down the GetSum subroutine that adds up all the digits contained in a string of characters.

Input: A0.L points to a string that is not empty and that contains only digits.
Output: D0.L returns the sum of the digits.

Example :

$\mathbf{A 0} \rightarrow$| $' 7 '$ | '0' | '4' | '8' | '9' | '4' | '2' | '0' | '3' | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

D0 should return $37(37=7+0+4+8+9+4+2+0+3)$.

## Tips :

Use a loop that for each character of the string:
$\rightarrow$ Copies the current character in D1.B.
$\rightarrow$ Converts the character into an integer.
$\rightarrow$ Adds the integer to D0.L.
3. By using the IsNumber and GetSum subroutines, write down the CheckSum subroutine that returns the sum of the digits contained in a string of characters.
Input: A0.L points to a string that is not empty.
Output: If the string contains only digits: D0.L returns 0 and D1.L returns the sum.
Otherwise: D0.L returns 1 and D1.L returns 0 .

Computer Architecture - EPITA - S3 - 2020/2021


Computer Architecture－EPITA－S3－2020／2021

| Opcode | Size | Operand | CCR | Effective Address s＝source，d＝destination，e＝either， $\mathrm{i}=$ displacement |  |  |  |  |  |  |  |  |  |  |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s．d | XNZVC | Dn | An | （An） | （An）＋ | －（An） | （iAn） | （iAn，Rn） | abs．V｜ | abs．L | （i．， P ） | （i．PC，Rn） | \＃n |  |  |
| MDVEA ${ }^{4}$ | WL | s，An | －－－－－ | s | e | s | s | s | s | s | s | s | s | s | s | $s \rightarrow$ An | Move source to An（MDVE s，An use MDVEA） |
| MDVEM ${ }^{4}$ | VL | $\begin{aligned} & R_{n}-R_{n, d} \\ & \text { s, } R_{n}-R_{n} \end{aligned}$ | －－－－－ |  |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | s | d | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \text { d } \\ & \text { s } \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | s | s | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & \text { Registers } \rightarrow \mathrm{d} \\ & \mathrm{~s} \rightarrow \text { Registers } \end{aligned}$ | Move specified registers ta／from memory （．W source is sign－extended to ． L for Rn ） |
| MOVEP | WL | $\begin{aligned} & D_{n,(i, A n)}^{(i, A n), D n} \\ & (\mathrm{An}, \end{aligned}$ |  | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ |  |  | － |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | － |  |  | － |  | $-1$ | $\begin{aligned} & D_{n \rightarrow} \rightarrow \text { (i,An) } \ldots(\mathrm{i}+2 . \mathrm{An}) \ldots(\mathrm{i}+4, \mathrm{~A} . \\ & (\mathrm{i}, \mathrm{An}) \rightarrow \mathrm{D}_{\mathrm{n}} . .(\mathrm{i}+2, \mathrm{An}) \ldots(\mathrm{i}+4, \mathrm{~A} . \end{aligned}$ | Move Dn to／from alternate memory bytes （Access only even ar add addresses） |
| MCVED ${ }^{4}$ | L | \＃n，Dn | －＊＊00 | d | － | － | － | － | － | － | － | － | － | － | s | \＃n $\rightarrow$ Dn | Move sign extended 8－bit \＃n to Dn |
| MULS | W | s，Dn | －＊＊00 | e | － | s | s | s | s | s | s | s | $s$ | s | s | $\pm$ 16bit s ${ }^{*} \pm 16 \mathrm{bit} \mathrm{Dn}_{\mathrm{n}} \rightarrow \pm \pm \mathrm{Dn}$ | Multiply signed I6－bit；result：signed 32－bit |
| MULLU | W | s，Dn | －＊＊00 | e | － | s | s | s | s | s | s | s | s | s | s | IGbit s＊ 16 bit $\mathrm{Dn} \rightarrow \mathrm{D}_{\mathrm{n}}$ | Multiply unsig＇d IG－bit；result：unsig＇d 32－bit |
| NBCD | B | d | ＊U＊U＊ | d | － | d | d | d | d | d | d | d | － | － | － | $0-d_{0}-X \rightarrow d$ | Negate BCD with eXtend，BCD result |
| NEE | BWL | d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | － | $0-\mathrm{d} \rightarrow \mathrm{d}$ | Negate destination（2＇s complement） |
| NEGX | BWL | d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | － | $0-\mathrm{d}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate destination with eXtend |
| NOP |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | None | No operation accurs |
| NDT | BWL | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | $\mathrm{NOT}(\mathrm{d}) \rightarrow$ d | Logical NOT destination（I＇s comp |
| $0 R^{4}$ | BWL | $\begin{aligned} & \mathrm{s}, \mathrm{Dn}_{\mathrm{n}} \\ & \text { Dn,d } \end{aligned}$ | －＊＊00 | $\begin{aligned} & \mathrm{e} \\ & \mathrm{e} \end{aligned}$ |  | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | s | s | $\begin{gathered} s^{4} \\ - \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{s} \text { DR } \mathrm{Dn}_{\mathrm{n}} \rightarrow \mathrm{Dn}_{\mathrm{n}} \\ & \mathrm{Dn}_{\mathrm{n}} \mathrm{R} d \rightarrow \mathrm{~d} \end{aligned}$ | Logical DR <br> （ DRI is used when source is \＃n） |
| QRI ${ }^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n QRd $\rightarrow$ d | Logical OR \＃n to destination |
| QRI ${ }^{4}$ | B | \＃n，CLR | \＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n DR CCR $\rightarrow$ CCR | Logical OR \＃n to CCR |
| QRI ${ }^{4}$ | W | \＃n，SR | 三\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n DR SR $\rightarrow$ SR | Logical OR \＃n to SR（Privileged） |
| PEA | L | s | －－－－－ | － | － | s | － | － | s | $s$ | s | s | $s$ | $s$ | － | $\mathrm{T}_{\mathrm{s}} \rightarrow$－（SP） | Push effective address of s onta stack |
| RESET |  |  | －－－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | Assert RESET Line | Issue a hardware RESET（Privileged） |
| $\begin{aligned} & \hline \text { ROL } \\ & \text { ROR } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ \text { W } \\ \hline \end{array}$ | $\begin{aligned} & \hline 0 x, D y \\ & \# n, D y \\ & \text { d } \\ & \hline \end{aligned}$ | －＊＊0＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ |  | $d$ | d | d | d | $d$ | d | $d$ |  | － | － | $\stackrel{\square}{\square}$ | Rotate Dy．Dx bits left／right（without X） Rotate Dy．\＃n bits left／right（\＃n：I to 8） Rotate d I－bit left／right（．W only） |
| $\begin{aligned} & \mathrm{RDXL} \\ & \mathrm{RDXR} \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ \text { W } \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 0 x, D y \\ \# n, D y \\ \text { d } \\ \hline \end{array}$ | ＊＊＊0＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \end{aligned}$ |  | d | $\mathrm{d}$ | d |  | $\mathrm{d}$ |  |  |  |  | － | $\xrightarrow[\square]{C \rightarrow}$ | Rotate Dy．Dx bits L／R，X used then updated Rotate Dy．\＃n bits left／right（\＃n：1 to 8） <br> Rotate destination 1－bit left／right（．W only） |
| RTE |  |  | ミミミ\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | － | （SP）＋$\rightarrow$ SR；（SP）$+\rightarrow$ PC | Return fram exception（Privileged） |
| RTR |  |  | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | － | （SP）$+\rightarrow$ CLR，（SP）$+\rightarrow$ PC | Return from subroutine and restore CCR |
| RTS |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | （SP）$+\rightarrow$ PC | Return from subroutine |
| SBCD | B | $\begin{aligned} & \hline \text { Dy, Dx } \\ & -(A y) . \text {-(Ax) } \end{aligned}$ | ＊U＊U＊ | e |  |  |  | e |  | － |  |  |  |  |  | $\begin{aligned} & \mathrm{Dx}_{\mathrm{ID}-\mathrm{Dy}_{\mathrm{y}_{10}}-X \rightarrow \mathrm{Dx}_{10}}^{-(\mathrm{Ax})_{0}-(\mathrm{Ay})_{10}-X \rightarrow-(\mathrm{Ax})_{10}} \end{aligned}$ | Subtract BCD source and eXtend bit from destination，BCD result |
| Scc | B | d |  | d | － | d | d | d | d | d | d | d | － | － | － | $\begin{array}{r} \text { If cc is true then I's } \rightarrow \mathrm{d} \\ \text { else } \mathrm{D} \text { 's } \rightarrow \mathrm{d} \end{array}$ | $\begin{aligned} \text { If cc true then } d . B & =11111111 \\ \text { else } d . B & =00000000 \end{aligned}$ |
| STIP |  | \＃п | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n $\rightarrow$ SR；STIP | Move \＃n to SR，stop pracessor（Privileged） |
| SUB ${ }^{4}$ | BWL | $\begin{aligned} & \mathrm{s}, \mathrm{Dn}_{\mathrm{n}} \\ & \text { Dn,d } \end{aligned}$ | ＊＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{e} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{s} \\ \mathrm{~d}^{4} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | s | $\begin{gathered} s^{4} \\ - \end{gathered}$ | $\begin{aligned} & \mathrm{Dn}-\mathrm{s} \rightarrow \mathrm{Dn}_{n} \\ & \mathrm{~d}-\mathrm{Dn} \rightarrow \mathrm{~d} \end{aligned}$ | Subtract binary（SUBI ar SUBQ used when source is \＃n．Prevent SUBQ with \＃n．L） |
| SUBA ${ }^{4}$ | VL | s，An |  | s | E | s | s | s | s | s | s | s | s | s | $s$ | An－s $\rightarrow$ An | Subtract address（．W sign－extended to ．L） |
| SUBI ${ }^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | s | $d-\# n \rightarrow d$ | Subtract immediate from destination |
| SUBD ${ }^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | d | d | d | d | d | d | d | d | － | － | s | $\mathrm{d}-\# \mathrm{n} \rightarrow \mathrm{d}$ | Subtract quick immediate（\＃n range： 1 to 8） |
| SUBX | BWL | $\begin{aligned} & \begin{array}{l} \text { Dy, Dx } \\ -(A y),-(A x) \end{array} \\ & \hline \end{aligned}$ | ＊＊＊＊ | e |  | － | － | E | － | － | － | － | － | － |  | $\begin{aligned} & D \mathrm{Dx}-\mathrm{Dy}-\mathrm{X} \rightarrow \mathrm{Dx} \\ & \text {-(Ax) - -(Ay) - X } \rightarrow \text {-(Ax) } \end{aligned}$ | Subtract source and eXtend bit from destination |
| SWAP | W | Dn | －＊＊00 | d | － | － | － | － | － | － | － | － | － | － | － | bits［31：16］$\rightarrow \rightarrow$ bits［15：0］ | Exchange the lic－bit halves of Dn |
| TAS | B | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | test $\mathrm{d} \rightarrow$ CLR； $\mathrm{I} \rightarrow$ bit7 of d | N and Z set to reflect d，bit7 of d set to I |
| TRAP |  | \＃n | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | s | $\begin{aligned} & \text { PC } \rightarrow \text {-(SSP);SR } \rightarrow \text {-(SSP); } \\ & \text { (vector table entry) } \rightarrow \text { PC } \end{aligned}$ | Push PC and SR，PC set by vector table \＃n （\＃n range： $\operatorname{D}$ to 15 ） |
| TRAPV |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | If V then TRAP \＃7 | If overflow，execute an Dverflow TRAP |
| TST | BWL | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | test d $\rightarrow$ CLR | $N$ and Z set to reflect destination |
| UNLK |  | An | －－－－－ | － | d | － | － | － | － | － | － | － | － | － | － | $\mathrm{An}^{\rightarrow} \mathrm{SP} ;(\mathrm{SP})+\rightarrow \mathrm{An}$ | Remove local workspace from stack |
|  | BWL | s．d | XNZVC | Dn | An | （An） | （An）＋ | －（An） | （iAn） | （iAn．Rn） | abs．W | abs．L | （i．PC） | （i．PC，Rn） | \＃n |  |  |


| Condition Tests（＋OR，！NDI，© X ORR：$^{\text {u }}$ Unsigned，${ }^{\text {a }}$ Alternate cc ） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cc | Condition | Test | cc | Condition | Test |
| I | true | 1 | V | overflow clear | IV |
| F | false | 0 | VS | overflow set | V |
| $\mathrm{HH}^{\text {²}}$ | higher than | ！（ $C+L$ ） | PL | plus | IN |
| LS ${ }^{\text {a }}$ | lower ar same | C＋ 2 | M | minus | N |
| HS ${ }^{\text {u }}$ ， $\mathrm{CL}^{\text {a }}$ | higher or same | IC | GE | greater or equal | $!(N \oplus V)$ |
| L0 ${ }^{\text {a }}$ CS ${ }^{\text {a }}$ | lower than | ¢ | LT | less than | $(\mathrm{N} \oplus \mathrm{V})$ |
| NE | not equal | ！2 | GT | greater than | $![(N \oplus V)+L]$ |
| EL | equal | 2 | LE | less or equal | $(\mathrm{N} \oplus \mathrm{V})+\mathrm{Z}$ |

Revised by Peter Csaszar，Lawrence Tech University－2004－2006

An Address register（ $16 / 32$－bit， $\mathrm{n}=0-7$ ）
Dn Data register（ $8 / 16 / 32-$ bit， $\mathrm{n}=0-7$ ）
Rn any data or address register
s Source，d Destination
e Either source or destination
\＃n Immediate data，i Displacement
BCD Binary Coded Decimal
$\uparrow$ Effective address
Long only：all others are byte only Assembler calculates offset
Branch sizes：B or ．S -128 to +127 bytes，．W or ．L -32768 to +32767 bytes
Assembler autamatically uses A，I，© or M form if possible．Use \＃n．L to prevent Quick optimization

SSP Supervisar Stack Pointer（32－bit）
USP User Stack Pointer（32－bit）
SP Active Stack Pointer（same as A7）
PC Program Counter（24－bit）
SR Status Register（IG－bit）
CCR Condition Cade Register（lower 8－bits of SR） N negative，Z zero，V overflow，［ carry，X extend
＊set according to operation＇s result，$\equiv$ set directly －not affected，D cleared，I set，I undefined

Distributed under the GNU general public use license．

Last name:
First name:
Group:

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

| Instruction | Memory |  | Register |
| :--- | :--- | :---: | :---: |
| Example | \$005000 | 54 AF 00 40 E7 21 48 C0 | A0 $=\$ 00005004$ <br> A1 $=\$ 0000500 \mathrm{C}$ |
| Example | $\$ 005008$ C9 10 11 C8 D4 36 FF 88 | No change |  |
| MOVE.L \$5006,(A1)+ |  |  |  |
| MOVE.L \#63,2(A1) |  |  |  |
| MOVE.B 1(A2),-6(A2,D1.L) |  |  |  |
| MOVE.W -8(A1),\$12(A1,D2.W) |  |  |  |

## Exercise 2

| Operation | Size <br> (bits) | Result <br> (hexadecimal) | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 59+\$ A 4$ | 8 |  |  |  |  |  |
| $\$ 7 F 8 C+\$ 24 A 6$ | 16 |  |  |  |  |  |
| $\$ F F F F F F F F+$ \$EEEEEEEE | 32 |  |  |  |  |  |

## Exercise 3

|  | Values of registers after the execution of the program. <br> Use the 32-bit hexadecimal representation. |
| :---: | :---: |
| D1 $=\$$ | D3 $=\$$ |
| D2 $=\$$ | D4 $=\$$ |

IsNumber

GetSum

CheckSum

