Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$9507,d7
            moveq.l #1,d1
next1
            tst.l
                    d7
            bpl
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
                    #$80,d7
            cmp.b
            ble
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w
                    #$255,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
                    loop3
            bne
                    d4
next4
            clr.l
            move.l
                    #$93524,d0
            addq.l #1,d4
loop4
                                   ; DBRA = DBF
                    d0,loop4
            dbra
quit
            illegal
```

Final Exam S3

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the **IsNumber** subroutine that determines whether a string contains only digits.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits, **D0.L** returns 0.


Otherwise, **D0.L** returns 1.

2. Write down the **GetSum** subroutine that adds up all the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty and that contains only digits.

Output: **D0.L** returns the sum of the digits.

Example:



D0 should return 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

Tips:

Use a loop that for each character of the string:

- → Copies the current character in **D1.B**.
- → Converts the character into an integer.
- → Adds the integer to **D0.L**.
- 3. By using the **IsNumber** and **GetSum** subroutines, write down the **CheckSum** subroutine that returns the sum of the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits: **D0.L** returns 0 and **D1.L** returns the sum.

Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

Final Exam S3 2/8

		K Quic												m/EAS		1,70	t © 2004-2007 By: Chuck Kelly
Opcode		Operand	CCR		Effe	ctive	Addres	2=2 28	ource,					placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	-	
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination. BCD result
ADD 4	BWL		****	е	S	S	S	S	S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn.d		е	d ⁴	d	d	d	ď	d	ď	d	_	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	ď	d	d	d	-	-		#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	d	d	d	ď	ď	ď	d	ď	d	_	-		#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	-	u	u	-	u -	- u	-	- u	- u	-	-	2	$Dv + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
AUUA	DWL	-(Ay),-(Ax)		9	-	-	-	е	-	_	-	-	-	_	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and extend bit to destination
AND 4	DWI		-**00	-	-	-			-	-	-	-	-				Logical AND source to destination
AND	BWL	Dn.d	00	9	-	2	g d	S	S	S	d d	2	S -	2 -	s ⁴	s AND On → On	
A NIDI Á	DWI		-**00	9	-	d		d	d	d		d			\vdash	Dn AND d → d	(ANDI is used when source is #n)
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	-	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 🖚 🗀 🖜	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	X	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
BCHG	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	ВL	Dn,d	*	e1	-	д	d	d	d	d	Ь	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
		#n.d		ď	-	d	d	d	ď	d	d	d	_	-	s	0 → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e	-	d	d	d	d	d	d	d	-	-	_	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
DOLI	D L	#n,d		ď		d	d	d	ď	d	d	d		_	S	Not(bit n of d) → 2	set the bit in d
BSR	BW3	address ²		u	-	u	- u	- u	- u	-	- u	- u	-	-	2		Branch to subroutine (8 or 16-bit ± offset)
			*_	-	-										-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	
BTST	B L	Dn.d		e ¹	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d		NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000		-	2	S	2	2	2	2	2	2	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	0 → d	Clear destination to zero
CMP 4	BWL	s,Dn	-***	9	S4	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	-***	S	9	S	S	S	S	S	S	2	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	-***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then $\{Dn-1 \rightarrow Dn\}$	Test condition, decrement and branch
																if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	е	-	S	S	S	s	S	S	S	s	S	s	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	S	8	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4		Dn,d	-**00	9	-	d	d	d	ď	d	ď	d	-	-		Dn XDR d → d	Logical exclusive DR Dn to destination
	DWI	#n,d	-**00		-	٦ u	d	d	٦ u	d		d	_	_		#n XDR d → d	Logical exclusive DR #n to destination
	B		=====	u	-	u	u	u	u	U	d	u	-	-			
EORI 4	_	#n,CCR		-	-	-	-	-	-	-	-	-	-	-		#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \Upsilon d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	Т	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
LIIVIN		NII,πII						_				_			_	$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	DWI	Dx,Dy	***0*	-					-	-	-		-	-			Logical shift Dy, Dx bits left/right
	DWL			9	-	-	-	-				-			-	° ₹ □ □ ■ □	
LSR	w	#n,Dy		d	-	- J	-	1	-	-	-	- 1	-	-	S	C X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
MOVE 5	W	d .	***	-	- A	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
MOVE 4		s,d	-**00	-	S ⁴	9	9	9	9	9	6	В	S	S		s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	2	2	2	2	2	2	2	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE	T	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
HOTE	'	An,USP		_	S	_	_	_	_	_	_	_	_	_	_	An → USP	Move An to User Stack Pointer (Privileged)
	BWL		XNZVC	Dn	-	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	aha I	(i,PC)	(i,PC,Rn)	#n	MII 7 UUF	Prove All to oaci otook Folliter (FTIVIIEGEO)
	DWL	s,d	ALTE V C	Inμ	АП	(AII)	(AII)+	-(Aff)	(IJAII)	(IJAII,RII)	805.W	aus.L	(1,76)	(1,1'6,1(11)	ĦΠ		<u> </u>

Opcode	Size	Operand	CCR	E	Effec	ctive	Addres	s s=si	ource.	d=destina	tion, e:	eithe=	r. i=dis	placemen	t	Operation	Description
Броссо	BWL	s,d	XNZVC	-	An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)	(i,PC,Rn)		270. 2.12.1	2000. p.1011
MOVEA4		s,An		s	е	S	S	S	S	S	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	_		(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	ф	-	d	d	d	ф	d	d	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	ď	d	ď	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX		d	****	d	-	ď	ď	d	ď	d	ď	d	-	-	-	0 - d - X → d	Negate destination with extend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴		s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	s ⁴	s OR On → On	Logical OR
lan.		Dn,d		9	_	ď	ď	ď	ď	ď	ď	ď	-	-	-	Dn OR d → d	(ORI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	ď	d	ď	d	-	-		#n OR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	_	-	-	-	-	-	-	-	_	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	_	_	-	_	-	-	-	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	"1	S		_	_	S	-	_	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET		a			_	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	9	-	<u> </u>	-	_	-	-	-	_	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	Ů	d e		_	_	-	_	_	-	-			s	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	d d		u		d	d	d	d	d	d	d	_	_	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	-	- u	- u	- u	-	- u	- u	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	DIVL	#n,Dy		q	_	_	_	_	_	_	_	_	_	_	S	C - X	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUAK	W	d d		-	_	d	d	d	d	d	d	d	_	_	-	X 📥 C	Rotate destination 1-bit left/right (.W only)
RTE	-"	u	=====	-	_	-	-	-	-	-	-	-	-	-	_	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	_	_	_	-	-	-	_	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS						-	-	_	_	_	-	_	-	-	_	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	_	-	-	_	-	_	-	_	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000		-(Ay),-(Ax)		-			_	е	_	_	_	_		_	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	_	ф	d	d	d	ф	Ь	d	-	-		If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
ULL		u		u		"	u	u	u	u u	u	u	_		_	else O's → d	else d.B = 00000000
STOP		#n	=====	_		_	_	_	_	_	-	_	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	9	-	S	S	S	S	S	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
000	DIVL	Dn,d		6	s ď ⁴	ď	q	q	q	q	ď	q	-	-	١.	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	q	-	d	q	q	q	q	q	q	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SNBX		Dy,Dx	****	-	а	0	0	-	-	-	-	-	-	-	- 2	Dx - Dy - X → Dx	Subtract quick immediate (#n range: i to o)
PUDY	DWL			9	-	-	-		-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	-(Ay),-(Ax)	-**00	-	-	-	-	9	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS		d d	-**00	d	-	-	٠ ـ	٠.	- 4	٠ ـ	- 1	٠.	-	-	-	test d→CCR: 1 →bit7 of d	
	В			۵	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC →-(SSP); (VSP)-(SSP);	Push PC and SR, PC set by vector table #n
TDADV					Н											(vector table entry) → PC	(#n range: 0 to 15) If overflow, execute an Overflow TRAP
TRAPV	DWI	1	-**00	- 1	-	1	7	7	- 1	- 1	-	7	-	-	-	If V then TRAP #7	
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	DWI	An		- D	d A-	- /A-\	71.3	- //->	f: 1-3	/: A - D - \	- W	- Land	- /: PD\	/: DC D . 1	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(1,47)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)						
CC	Condition	Test	CC	Condition	Test	
T	true	1	VC	overflow clear	!V	
F	false	0	VS	overflow set	V	
ΗI"	higher than	!(C + Z)	PL	plus	!N	
L2 _n	lower or same	C + Z	MI	minus	N	
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)	
LO", CS"	lower than	C	LT	less than	(N ⊕ V)	
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$	
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$	

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
 - Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

-	 .	_
I act name.	First name:	(-roun'
Last name.	I Hot Halle,	Oroup

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L \$5006,(A1)+		
MOVE.L #63,2(A1)		
MOVE.B 1(A2),-6(A2,D1.L)		
MOVE.W -8(A1),\$12(A1,D2.W)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$59 + \$A4	8					
\$7F8C + \$24A6	16					
\$FFFFFFF + \$EEEEEEEE	32					

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$	D3 = \$					
D 2 = \$	D4 = \$					

sNumber			

GetSum	

CheckSum