

# Key to Final Exam S3

## Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

### **Exercise 1 (4 points)**

Complete the table shown on the [answer sheet](#). Write down the new values of the registers (except the PC) and memory that are modified by the instructions. **Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.**

Initial values:

D0 = \$FFFF0020	A0 = \$00005000	PC = \$00006000
D1 = \$00000004	A1 = \$00005008	
D2 = \$FFFFFFF0	A2 = \$00005010	

\$005000	54	AF	18	B9	E7	21	48	C0
\$005008	C9	10	11	C8	D4	36	1F	88
\$005010	13	79	01	80	42	1A	2D	49

### **Exercise 2 (3 points)**

Complete the table shown on the [answer sheet](#). Give the result of the additions and the values of the N, Z, V and C flags.

### **Exercise 3 (4 points)**

Let us consider the following program. Complete the table shown on the [answer sheet](#).

```

Main      move.l #$9507,d7
next1     moveq.l #1,d1
          tst.l d7
          bpl   next2
          moveq.l #2,d1

next2     moveq.l #1,d2
          cmp.b #$80,d7
          ble   next3
          moveq.l #2,d2

next3     clr.l d3
          move.w #$255,d0
loop3    addq.l #1,d3
          subq.b #1,d0
          bne   loop3

next4     clr.l d4
          move.l #$93524,d0
loop4    addq.l #1,d4
          dbra  d0,loop4      ; DBRA = DBF

quit      illegal

```

### **Exercise 4 (9 points)**

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the **IsNumber** subroutine that determines whether a string contains only digits.

Input: **A0.L** points to a string that is not empty.

Output: If the string contains only digits, **D0.L** returns 0.

Otherwise, **D0.L** returns 1.

2. Write down the **GetSum** subroutine that adds up all the digits contained in a string of characters.

Input: **A0.L** points to a string that is not empty and that contains only digits.

Output: **D0.L** returns the sum of the digits.

Example :

<b>A0 →</b>	'7'	'0'	'4'	'8'	'9'	'4'	'2'	'0'	'3'	0
-------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	---

**D0** should return 37 ( $37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3$ ).

**Tips :**

Use a loop that for each character of the string:

- Copies the current character in **D1.B**.
- Converts the character into an integer.
- Adds the integer to **D0.L**.

3. By using the **IsNumber** and **GetSum** subroutines, write down the **CheckSum** subroutine that returns the sum of the digits contained in a string of characters.

Input: **A0.L** points to a string that is not empty.

Output: If the string contains only digits: **D0.L** returns 0 and **D1.L** returns the sum.

Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

**EASy68K Quick Reference v1.8**
<http://www.wowgwep.com/EASy68K.htm>

Copyright © 2004-2007 By: Chuck Kelly

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement												Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e - - - -	e - - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	Dy <sub>10</sub> + Dx <sub>10</sub> + X → Dx <sub>10</sub> -(Ay) <sub>10</sub> + -(Ax) <sub>10</sub> + X → -(Ax) <sub>10</sub>	Add BCD source and eXtend bit to destination, BCD result
ADD <sup>4</sup>	BWL	s,Dn Dn,d	*****	e s s s s s s s s s s s s	e d <sup>4</sup> d d d d d d d	s + Dn → Dn	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)										
ADDA <sup>4</sup>	WL	s,An	-----	s e s s s s s s s s s s	s + An → An	Add address (.W sign-extended to .L)											
ADDI <sup>4</sup>	BWL	#n,d	*****	d - d d d d d d d	s #n + d → d	Add immediate to destination											
ADDQ <sup>4</sup>	BWL	#n,d	*****	d d d d d d d d	s #n + d → d	Add quick immediate (#n range: I: 1 to 8)											
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e - - - -	e - - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	Dy + Dx + X → Dx -(Ay) + -(Ax) + X → -(Ax)	Add source and eXtend bit to destination	
AND <sup>4</sup>	BWL	s,Dn Dn,d	***00	e - s s s s s s s s s	s AND Dn → Dn	Logical AND source to destination (ANDI is used when source is #n)											
ANDI <sup>4</sup>	BWL	#n,d	***00	d - d d d d d d d	Dn AND d → d	Logical AND immediate to destination											
ANDI <sup>4</sup>	B	#n,CCR	=====	- - - - -	s #n AND CCR → CCR	Logical AND immediate to CCR											
ANDI <sup>4</sup>	W	#n,SR	=====	- - - - -	s #n AND SR → SR	Logical AND immediate to SR (Privileged)											
ASL	BWL	Dx,Dy #n,Dy W d	*****	e - - - -	d - - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -		Arithmetic shift Dy by Dx bits left/right	
ASR																Arithmetic shift Dy #n bits L/R (#n: I to 8)	
																Arithmetic shift ds 1 bit left/right (.W only)	
Bcc	BW <sup>3</sup>	address <sup>2</sup>	-----	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	if cc true then address → PC	Branch conditionally (cc table on back) (8 or 16-bit ± offset to address)	
BCHG	B L	Dn,d #n,d	--*--	e' d' <sup>1</sup> - d d d d d d d d	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then invert the bit in d										
BCLR	B L	Dn,d #n,d	--*--	e' d' <sup>1</sup> - d d d d d d d d	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then clear the bit in d										
BRA	BW <sup>3</sup>	address <sup>2</sup>	-----	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	address → PC	Branch always (8 or 16-bit ± offset to addr)	
BSET	B L	Dn,d #n,d	--*--	e' d' <sup>1</sup> - d d d d d d d d	-	NOT( bit n of d ) → Z	Set Z with state of specified bit in d then set the bit in d										
BSR	BW <sup>3</sup>	address <sup>2</sup>	-----	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offset)	
BTST	B L	Dn,d #n,d	--*--	e' d' <sup>1</sup> - d d d d d d d d	-	NOT( bit Dn of d ) → Z	Set Z with state of specified bit in d										
						-	NOT(bit #n of d) → Z	Leave the bit in d unchanged									
CHK	W	s,Dn	--*UUU	e - s s s s s s s s s	-	if Dn<0 or Dn>s then TRAP	Compare Dn with 0 and upper bound [s]										
CLR	BWL	d	-0100	d - d d d d d d d	-	0 → d	Clear destination to zero										
CMP <sup>4</sup>	BWL	s,Dn	*****	e s <sup>4</sup> s s s s s s s s	s <sup>4</sup> set CCR with Dn - s	Compare Dn to source											
CMPI <sup>4</sup>	WL	s,An	*****	s e s s s s s s s s	s set CCR with An - s	Compare An to source											
CMPI <sup>4</sup>	BWL	#n,d	*****	d - d d d d d d d	s set CCR with d - #n	Compare destination to #n											
CMPM <sup>4</sup>	BWL	(Ay)*,(Ax)*	*****	- - e - - - - - -	s set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay											
DBcc	W	Dn,address <sup>2</sup>	-----	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	- - - -	if cc false then { Dn-I → Dn if Dn < -I then addr → PC }	Test condition, decrement and branch (16-bit ± offset to address)	
DIVS	W	s,Dn	****0	e - s s s s s s s s	s ±32bit Dn / ±16bit s → ±Dn	Dn= [ 16-bit remainder, 16-bit quotient ]											
DIVU	W	s,Dn	****0	e - s s s s s s s s	s 32bit Dn / 16bit s → Dn	Dn= [ 16-bit remainder, 16-bit quotient ]											
EDR <sup>4</sup>	BWL	Dn,d	--*00	e - d d d d d d d	s <sup>4</sup> Dn XOR d → d	Logical exclusive OR Dn to destination											
EDRI <sup>4</sup>	BWL	#n,d	--*00	d - d d d d d d d	s#n XOR d → d	Logical exclusive OR #n to destination											
EDRI <sup>4</sup>	B	#n,CCR	=====	- - - -	s#n XOR CCR → CCR	Logical exclusive OR #n to CCR											
EDRI <sup>4</sup>	W	#n,SR	=====	- - - -	s#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)											
EXG	L	Rx,Ry	-----	e e - - - - - -	register ↔ register	Exchange registers (32-bit only)											
EXT	WL	Dn	--*00	d - - - -	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)											
ILLEGAL			-----	- - - -	PC → -(SSP); SR → -(SSP)	Generate Illegal Instruction exception											
JMP	d		-----	- d - -	↑d → PC	Jump to effective address of destination											
JSR	d		-----	- d - -	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d											
LEA	L	s,An	-----	- e s - - - -	↑s → An	Load effective address of s to An											
LINK		An,#n	-----	- - - -	An → -(SP); SP → An; SP + #n → SP	Create local workspace on stack (negative n to allocate space)											
LSL	BWL	Dx,Dy #n,Dy W d	***0*	e - - - -		Logical shift Dy, Dx bits left/right											
				d - - - -		Logical shift Dy, #n bits L/R (#n: I to 8)											
				- d - - -		Logical shift d 1 bit left/right (.W only)											
MOVE <sup>4</sup>	BWL	s,d	--*00	e s <sup>4</sup> e e e e e e	s → d	Move data from source to destination											
MOVE	W	s,CCR	=====	s - s s s s s s s	s → CCR	Move source to Condition Code Register											
MOVE	W	s,SR	=====	s - s s s s s s s	s → SR	Move source to Status Register (Privileged)											
MOVE	W	SR,d	-----	d - d d d d d d	SR → d	Move Status Register to destination											
MOVE	L	USP,An An,USP	-----	- d - - - -	USP → An	Move User Stack Pointer to An (Privileged)											
				- s - - - -	An → USP	Move An to User Stack Pointer (Privileged)											
BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n			

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement												Operation	Description	
BWL	s,d	XNZVC	Dn An (An) (An)+ -(An) (i.An) (i.An,Rn)	abs.W	abs.L	(i.PC)	(i.PC,Rn)	#n										
MOVEA <sup>6</sup>	WL	s,An	----- s e s s s s s s s s s s						s → An								Move source to An (MOVE s,An use MOVEA)	
MOVEM <sup>4</sup>	WL	Rn-Rn,d s,Rn-Rn	----- - - d - d d d d - - -						Registers → d								Move specified registers to/from memory (W source is sign-extended to L for Rn)	
MOVEP	WL	Dn,(i.An) (i.An),Dn	----- s - - - d - - - s - - -						Dn → (i.An)...(i+2.An)...(i+4.A, (i.An) → Dn...(i+2.An)...(i+4.A,								Move Dn to/from alternate memory bytes (Access only even or odd addresses)	
MOVEQ <sup>4</sup>	L	#n,Dn	-**00 d - - - - - - - - -						#n → Dn								Move sign extended 8-bit #n to Dn	
MULS	W	s,Dn	-**00 e - s s s s s s s s s s						±16bit s * ±16bit Dn → ±Dn								Multiply signed 16-bit; result: signed 32-bit	
MULU	W	s,Dn	-**00 e - s s s s s s s s s s						16bit s * 16bit Dn → Dn								Multiply unsig'd 16-bit; result: unsig'd 32-bit	
NBCD	B	d	*U*U*d - d d d d d d d d						0 - d <sub>10</sub> - X → d								Negate BCD with eXtend, BCD result	
NEG	BWL	d	***** d - d d d d d d d						0 - d → d								Negate destination (2's complement)	
NEGX	BWL	d	***** d - d d d d d d d						0 - d - X → d								Negate destination with eXtend	
NOP			----- - - - - - - - - -						None								No operation occurs	
NOT	BWL	d	-**00 d - d d d d d d d						NOT(d) → d								Logical NOT destination (1's complement)	
OR <sup>4</sup>	BWL	s,Dn Dn,d	-**00 e - s s s s s s s s s						s OR Dn → Dn								Logical OR	
ORI <sup>4</sup>	BWL	#n,d	-**00 d - d d d d d d d						Dn OR d → d								(ORI is used when source is #n)	
ORI <sup>4</sup>	B	#n,CCR	===== - - - - - - - - -						#n OR d → d								Logical OR #n to CCR	
ORI <sup>4</sup>	W	#n,SR	===== - - - - - - - - -						#n OR SR → SR								Logical OR #n to SR (Privileged)	
PEA	L	s	----- s - - s s s s s s						↑s → -(SP)								Push effective address of s onto stack	
RESET			----- - - - - - - - - -						Assert RESET Line								Issue a hardware RESET (Privileged)	
ROL	BWL	Dx,Dy	-**0* e - - - - - - - - -						C ← X								Rotate Dy, Dx bits left/right (without X)	
ROR	BWL	#n,Dy	-**0* d - - - - - - - - -						C → X								Rotate Dy, #n bits left/right (#n: I to B)	
	W	d	- - d d d d d d d						C ← X								Rotate d 1-bit left/right (W only)	
ROXL	BWL	Dx,Dy	****0* e - - - - - - - - -														Rotate Dy, Dx bits L/R, X used then updated	
ROXR	BWL	#n,Dy	****0* d - - - - - - - - -														Rotate Dy, #n bits left/right (#n: I to B)	
	W	d	- - d d d d d d d														Rotate destination 1-bit left/right (W only)	
RTE			===== - - - - - - - - -						(SP)+ → SR, (SP)+ → PC								Return from exception (Privileged)	
RTR			===== - - - - - - - - -						(SP)+ → CCR, (SP)+ → PC								Return from subroutine and restore CCR	
RTS			----- - - - - - - - - -						(SP)+ → PC								Return from subroutine	
SBCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*e - - - - - - - - -						Dx <sub>10</sub> - Dy <sub>10</sub> - X → Dx <sub>10</sub> -(Ax) <sub>10</sub> - -(Ay) <sub>10</sub> - X → -(Ax) <sub>10</sub>									Subtract BCD source and eXtend bit from destination, BCD result
Scc	B	d	----- d - d d d d d d						If cc true then l's → d else 0's → d								If cc true then d.B = 11111111 else d.B = 00000000	
STOP		#n	===== - - - - - - - - -						#n → SR; STOP								Move #n to SR, stop processor (Privileged)	
SUB <sup>4</sup>	BWL	s,Dn Dn,d	***** e s s s s s s s s s						s OR -s → Dn -d → Dn → d								Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBO with #n,L.)	
SUBA <sup>4</sup>	WL	s,An	----- s e s s s s s s s s						An - s → An								Subtract address (W sign-extended to L.)	
SUBI <sup>4</sup>	BWL	#n,d	***** d - d d d d d d d						d - #n → d								Subtract immediate from destination	
SUBQ <sup>4</sup>	BWL	#n,d	***** d d d d d d d d						d - #n → d								Subtract quick immediate (#n range: I to B)	
SUBX	BWL	Dy,Dx (-Ay),-(Ax)	***** e - - - - - - - - -						Dx - Dy - X → Dx -(Ax) - -(Ay) - X → -(Ax)								Subtract source and eXtend bit from destination	
SWAP	W	Dn	-**00 d - - - - - - - - -						bits[3:16] ← bits[15:0]								Exchange the 16-bit halves of Dn	
TAS	B	d	-**00 d - d d d d d d						test d → CCR; I → bit7 of d								N and Z set to reflect d, bit7 of d set to I	
TRAP		#n	----- - - - - - - - - -						s PC → -(SSP); SR → -(SSP);								Push PC and SR, PC set by vector table #n (#n range: 0 to 15)	
TRAPV			----- - - - - - - - - -						If V then TRAP #7								If overflow, execute an Overflow TRAP	
TST	BWL	d	-**00 d - d d d d d d						test d → CCR								N and Z set to reflect destination	
UNLK		An	----- - d - - - - - - -						An → SP; (SP)+ → An								Remove local workspace from stack	
	BWL	s,d	XNZVC	Dn An (An) (An)+ -(An) (i.An) (i.An,Rn)	abs.W	abs.L	(i.PC)	(i.PC,Rn)	#n									

**Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )**

cc	Condition	Test	cc	Condition	Test
T	true	I	VC	overflow clear	IV
F	false	D	VS	overflow set	V
H <sup>6</sup>	higher than	I(C + Z)	PL	plus	IN
L <sup>6</sup>	lower or same	C + Z	MI	minus	N
HS <sup>6</sup> , CC <sup>6</sup>	higher or same	IC	GE	greater or equal	!(N ⊕ V)
LO <sup>6</sup> , CS <sup>6</sup>	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	IZ	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

**A** Address register (16/32-bit, n=0-7)

**SSP** Supervisor Stack Pointer (32-bit)

**USP** User Stack Pointer (32-bit)

**SP** Active Stack Pointer (same as A7)

**PC** Program Counter (24-bit)

**SR** Status Register (16-bit)

**CCR** Condition Code Register (lower 8-bits of SR)

**N** negative, **Z** zero, **V** overflow, **C** carry, **X** extend  
\* set according to operation's result, ≡ set directly  
- not affected, **O** cleared, **I** set, **U** undefined

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

Distributed under the GNU general public use license.

Last name: ..... First name: ..... Group: .....

**ANSWER SHEET TO BE HANDED IN****Exercise 1**

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L \$5006,(A1)+	\$005008 <b>48 C0 C9 10</b> D4 36 1F 88	A1 = \$0000500C
MOVE.L #63,2(A1)	\$005008 C9 10 <b>00 00 00 3F</b> 1F 88	No change
MOVE.B 1(A2),-6(A2,D1.L)	\$005008 C9 10 11 C8 D4 36 <b>79</b> 88	No change
MOVE.W -8(A1),\$12(A1,D2.W)	\$005008 C9 10 <b>54 AF</b> D4 36 1F 88	No change

**Exercise 2**

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$59 + \$A4	8	\$FD	1	0	0	0
\$7F8C + \$24A6	16	\$A432	1	0	1	0
\$FFFFFF + \$EEEEEEE	32	\$EEEEEEED	1	0	0	1

**Exercise 3**

Values of registers after the execution of the program. <b>Use the 32-bit hexadecimal representation.</b>	
D1 = \$00000001	D3 = \$00000055
D2 = \$00000002	D4 = \$00003525

**Exercise 4**

```

IsNumber      move.l  a0,-(a7)
\nloop        move.b  (a0)+,d0
              beq    \number

              cmpi.b #'0',d0
              blo   \notANumber

              cmpi.b #'9',d0
              bls   \loop

\number       moveq.l #1,d0
              bra   \quit

\notANumber   clr.l  d0
              movea.l (a7)+,a0
              rts

```

```

GetSum        movem.l a0/d1,-(a7)

              clr.l  d0
              clr.l  d1

\nloop        move.b  (a0)+,d1
              beq    \quit

              sub.b  #'0',d1
              add.l  d1,d0
              bra   \loop

\nquit        movem.l (a7)+,a0/d1
              rts

```

```

CheckSum      jsr    IsNumber
              tst.l  d0
              bne   \notANumber

\number       jsr    GetSum
              move.l d0,d1
              clr.l  d0
              rts

\notANumber   clr.l  d1
              rts

```