Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $FFFF0010 A0 = $00005000 PC = $00006000 D1 = $0000FFEE A1 = $00005008 D2 = $FFFFFFF9 A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$ff,d7
next1
            moveq.l #1,d1
            cmpi.l #$01,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$11112222,d0
loop2
            addq.l #1,d2
            subq.w
                    #2,d0
                    loop2
next3
            clr.l
                    d3
loop3
            addq.l
                    #1,d3
                    d0,loop3
            dbra
                                   ; DBRA = DBF
next4
            clr.l
                    #$12345678,d0
            move.l
loop4
            addq.l
                    #1,d4
                    d0,loop4
            dbra
                                  ; DBRA = DBF
```

Final Exam S3

Exercise 4 (9 points)

All questions in this exercise are independent. <u>Except for the output registers</u>, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). A blank character is either a space character or a tab character.

1. Write the **IsBlank** subroutine that determines if a character is blank (i.e. if it is a space or a tab character).

<u>Input</u>: **D1.B** holds the ASCII code of the character to test.

Output: If the character is blank, **D0.L** returns 0.

If the character is not blank, **D0.L** returns 1.

Tip: The ASCII code of the tab character is 9.

2. Write the **BlankCount** subroutine that returns the number of blank characters in a string. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of character.

Output: **D0.L** returns the number of blank characters in the string.

Tips:

- Use **D2** as a blank-character counter (because **D0** is used by **IsBlank**).
- Then, copy **D2** into **D0** before returning from the subroutine.
- 3. Write the **BlankToUnderscore** subroutine that converts the blank characters in a string into underscore characters. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of characters.

Output: The blank characters of the string are replaced by the « » character.

Final Exam S3 2/8

		K Quic											•	m/EAS	_		t © 2004-2007 By: Chuck Kelly
Opcode			CCR	_										placemen		Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL		****	9	S	S	S	S	S	S	S	S	S	S	s	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	d ⁴	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	9	S	2	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$D_V + D_X + X \rightarrow D_X$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL		-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn.d		е	-	d	d	d	d	d	d	d	-	-	_	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	Ь	д	d	В	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	_	-	-	-	_	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL		Dx,Dy	****	9	-	_	-	_	-	-	-	_	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR	DWL	#n,Dy		d			_		_	_	_	_	_	_	S	X T	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
Man	W	d d		u		d	d	d	ď	d	ф	d	_		-	T→C X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²		-	ŀ	u	u	u	u	u	u	u	-	-	<u> </u>	if cc true then	Branch conditionally (cc table on back)
DCC	DW	900L622		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	(8 or 16-bit ± offset to address)
DELLE	B L	D. J	*		-				,	1	1				⊢	NOT(bit number of d) \rightarrow Z	
BCHG	R L	Dn,d #n,d		e¹ d¹	-	d	d	d	d d	d d	d d	d	-	-	-		Set Z with state of specified bit in d then
nein	B L		*		-										2	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	B L	Dn,d		6,	-	d	ď	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
	- V	#n,d		ď	-	d	d	d	d	d	d	d	-	-	-	0 → bit number of d	clear the bit in d
BRA	BM3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	9	-	2	2	2	2	S	2	2	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero
CMP ⁴	BWL	s,Dn	-***	9	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
SVID	W	s.Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= (16-bit remainder, 16-bit quotient)
DIVU	w	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4		Dn,d	-**00	е	+-	d	d	d	ď	d	d	d	-	_	s ⁴	Dn XOR d → d	Logical exclusive OR On to destination
	BWL		-**00	1	ŀ	1	_	1	1	d	d	_	_		_	#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	BWL	#n,CCR	=====	đ	-	d	d	d	0	-	u	d	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	_			-	-	-	-	-	-		-				-		
	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	Ь	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	Χ-	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	_	-	-	S	C - U	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	_	_	<u>-</u>	□ → C	Logical shift d I bit left/right (.W only)
MOVE 4		s,d	-**00	е	S ⁴	е	e	e	е	9	e	9	S	S	s ⁴	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	3	-	S					_			S	s → CCR	Move source to Condition Code Register
			=====	-	+-	2	_	S	2	S	2	2	S	S	-		
MOVE	W	s,SR		S	-	2	S	S	2	2	2	2	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
				4	1 -		-	1	I -		I -	l -	I -	-	l -	An → U2P	Move An to User Stack Pointer (Privileged)
	BWL	An,USP s,d	XNZVC	- Dn	S An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	_	All 7 bul	Have Air to book attack t billter (111111egea)

Opcode	Size	Operand	CCR	I	Effec	ctive	Addres	S S=S	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	'	
MOVEA⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM ⁴		Rn-Rn.d		-	-	Ь	-	ф	д	ф	Ь	Ь	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	s	-	S	S	S	S	S	S	_	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	ф	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	_	(i,An) → Dn(i+2,An)(i+4,A.	
MOVEQ ⁴		#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	2	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s.Dn	-**00	9	-	S	S	S	S	S	S	S	S	2	S		Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В.	d	*U*U*	d	_	ď	d	d	d	ď	q	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	_	d	****	d	_	d	d	d	d	d	ď	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	-	****	d	_	4	ď	d	ď	d	q	d	-	-	-	0 - d - X → d	Negate destination (2.5 complement)
NOP	DIVL	u		u	_	-	- u	-	-	-	- u	- u	-	-	-	None	No operation occurs
NOT	BWL	4	-**00	d	-	d	d	d	d	d	d	d	-	-	<u> </u>	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴	BWL		-**00	-	-		_		_		_				s ⁴	s OR On → On	Logical OR
ПК	DWL	Dn,d	00	9	-	S	s d	S	2	2	S	s d	2	2	5	Dn OR d → d	(DRI is used when source is #n)
nnı 4	DWI		-**00	9	-	d		d	d	d	d			-			
ORI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	2	#n DR d → d	Logical OR #n to destination
ORI 4	В	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	_	#n OR CCR → CCR	Logical OR #n to CCR
ORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	2	S	2	2	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-	C -	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	CX	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X 🕶 C	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	·	-	,	i	١	1	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	ı	•	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	-(Ax) ₁₀ (Ay) ₁₀ - X →-(Ax) ₁₀	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's → d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s.Dn	****	9	S	S	S	S	S	S	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn.d		е	ď	ď	ď	d	ď	ď	ď	ď	-	-	_	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	d	d	d	d	d	ď	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	ď	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	e	u -	-	-	-	- u	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from
אטטטא	DWL	-(Ay),-(Ax)		-				9		_		_		_		$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Cay),-(Ax)	-**00	d	-	-	-	Е	-	-	-	_	-	-	_	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS			-**00	d	-	-	-	-	-	-	-	-	-	-	-		N and Z set to reflect d, bit7 of d set to 1
	В	d "		а	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TDIDU																(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	DIV.			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK	Burre.	An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
i l	BWL	s,d	XNZVC	Πn	IΔn	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	ahs I	(i,PC)	(i,PC,Rn)	#n	1	

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	٧			
HI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Last name:	First name:	Group:
Last manie.	······································	O104p

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #1024,-4(A1)		
MOVE.B \$5008,-10(A0,D0.W)		
MOVE.L 2(A2),4(A2,D1.W)		
MOVE.B -1(A2),\$E(A0,D2.L)		

Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	C
\$1A + \$?	8		0	0	0	1
\$7FFF + \$?	16		0	0	0	0
\$7FFFFFFF + \$?	32		1	0	0	0

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$	D3 = \$						
D2 = \$	D4 = \$						

sBlank			

	Computer Architecture – EPITA – S3 – 2019/2020
BlankCount	

$Computer\ Architecture - EPITA - S3 - 2019/2020$ BlankToUnderscore