# Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

#### Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$12340007 A0 = \$00005000 PC = \$00006000 D1 = \$FFFFFEF A1 = \$00005008 D2 = \$0000FFFD A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

### Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose the smallest one</u>.

# Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

Main	move.l	#\$8421,d7				
next1	moveq.l cmpi.l bgt moveq.l	#\$525,d7 next2				
next2	clr.l move.l	d2 #\$11112222,d0				
loop2	addq.l subq.b bne	#1,d2				
next3	clr.l	d3 #\$05,d0				
loop3	addq.l dbra	#1,d3	;	DBRA	=	DBF
next4	clr.l move.w					
loop4	addq.l dbra		;	DBRA	=	DBF

#### Exercise 4 (9 points)

In this exercise, you should write three subroutines that copy some bytes from a memory location to another memory location. <u>None of the data and address registers should be modified when the subrou-</u><u>tine returns</u>. Each of the subroutines has the following inputs:

Inputs: A1.L points to the source memory location.

A2.L points to the destination memory location.

**D0.L** holds the number of bytes to copy (unsigned integer).

#### Each subroutine can be written independently.

- 1. Write the **CopyInc** subroutine that copies data by starting with the first byte and that increments the addresses (see the <u>example below</u>). We assume that when **CopyInc** is called:
  - The **D0** register is not null.
  - The A1 and A2 registers are not equal.
- 2. Write the **CopyDec** subroutine that copies data by starting with the last byte and that decrements the addresses (see <u>example below</u>). We assume that when **CopyDec** is called:
  - The **D0** register is not null.
  - The A1 and A2 registers are not equal.
- 3. Write the **Copy** subroutine that calls **CopyInc** if the destination address is smaller than the source address or that calls **CopyDec** if the destination address is greater than the source address. We assume that when **Copy** is called:
  - The **D0** register can be null. If so, no bytes are copied.
  - The A1 and A2 registers can be equal. If so, no bytes are copied.

Example for $A1 = $1000$ , $A2 = $2000$ and $D0 = 3$ .										
<b>CopyInc</b> : $(\$1000) \rightarrow (\$2000)$	<b>CopyDec</b> : $(\$1002) \rightarrow (\$2002)$									
$(\$1001) \rightarrow (\$2001)$	$(\$1001) \rightarrow (\$2001)$									
(\$1002) → (\$2002)	(\$1000) → (\$2000)									

		K Quic												m/EAS			t © 2004-2007 By: Chuck Kelly
Opcode			CCR											placemen		Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	1. 1	(i,An,Rn)		abs.L	1. 1	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(\mathbb{A} y)_{10} + -(\mathbb{A} x)_{10} + X \mathrel{\bigstar} - (\mathbb{A} x)_{10}$	destination, BCD result
NDD 4	BWL	s,Dn	****	е	S	S	S	S	S	S	S	S	S	S	s4	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		е	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA <sup>4</sup>		s,An		S	е	S	S	S	S	S	S	S	S	S		s + An → An	Add address (.W sign-extended to .L)
NDDI <sup>4</sup>	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
DDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	s	#n + d → d	Add quick immediate (#n range: 1 to 8)
NDDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ND 4	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d $\rightarrow$ d	(ANDI is used when source is #n)
NDI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
NDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n AND CCR → CCR	Logical AND immediate to CCR
NDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL		Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n:1 to
un	W	d		-	-	d	d	d	d	d	d	d	-	-	-	┕╾╌╌╌╴╴╴╴╴╴╴	Arithmetic shift ds 1 bit left/right (.W only
CC	BW3	address <sup>2</sup>				u	u	u	u	u	u	u				if cc true then	Branch conditionally (cc table on back)
66	DW	9001.622		-	-	-	-	-	-	-	-	-	-	-	-	address $\rightarrow$ PC	(8 or 16-bit ± offset to address)
CHG	ΒL	Dn,d	*	e1		4	d	d		d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
6110	в L	un,a #n.d		d1	-	d d	d	d	d d	d	d d	d	-	-		NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
CLR	ΒL		*		-		d		d	d	d				S		
ILLK	вL	Dn,d		e <sup>1</sup>	-	d	-	d	-	-	-	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
	DW3	#n,d		ď	-	d	d	d	d	d	d	d	-	-		$0 \rightarrow bit$ number of d	clear the bit in d
RA	BM <sub>3</sub>	address <sup>2</sup>	*	-	-	-	-	-	-	-	-	-	-	-	-	address $\rightarrow$ PC	Branch always (8 or 16-bit ± offset to ad
SET	ΒL	Dn,d	*	e <sup>1</sup>	-	d	d	d	d	d	d	d	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-		$1 \rightarrow bit n of d$	set the bit in d
SR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offse
TST	ΒL	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $ ightarrow$ Z	Set Z with state of specified bit in d
		#n,d		d1	-	d	d	d	d	d	d	d	d	d		NDT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
HK	W	s,Dn	-*000	е	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound [s]
LR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow d$	Clear destination to zero
SMP <sup>4</sup>	BWL	s,Dn	-***	е	s4	S	S	S	S	S	S	S	S	S	s4	set CCR with Dn – s	Compare Dn to source
MPA 4	WL	s,An	-***	S	е	S	S	S	S	S	S	S	S	S	s	set CCR with An – s	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	-***	d	-	d	d	d	d	d	d	d	-	-	s	set CCR with d - #n	Compare destination to #n
CMPM <sup>4</sup>	BWL	(Ay)+,(Ax)+	-***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
)Bcc	W	Dn.addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 $\rightarrow$ Dn	Test condition, decrement and branch
																	(16-bit ± offset to address)
OIVS	W	s,Dn	-***0	е	-	S	S	S	S	S	s	S	S	S	s	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
IVU		s,Dn	-***0	e	-	S	s	s	S	S	s	S	s	S	-	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
OR <sup>4</sup>		Dn,d	-**00	e	-	h	d	d	d	d	d	d	-	-		Dn XDR d $\rightarrow$ d	Logical exclusive DR Dn to destination
ORI <sup>4</sup>		#n,d	-**00	d	-	d	d	d	d	d	d	d		-		#n XDR d $\rightarrow$ d	Logical exclusive DR #n to destination
ORI <sup>4</sup>	B	#n,CCR		- u	-	u	- u	u	- u	-	- u	- U	-	-		#n XDR CCR $\rightarrow$ CCR	Logical exclusive DR #n to CCR
ORI <sup>4</sup>	-	#11,66K #11,66K		-	-	-	-	-	<u> </u>		-	-	-	-		#n XDR SR $\rightarrow$ SR	Logical exclusive DR #n to SR (Privileged
	W			-	-	-		-	-	-	-	-		-			
XG		Rx,Ry		8	B	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
LEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
MP		d		-	-	d	-	-	d	d	d	d	d	d	-	Îd → PC	Jump to effective address of destination
SR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); $\uparrow$ d → PC	push PC, jump to subroutine at address (
EA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ -(SP); SP $\rightarrow$ An;	Create local workspace on stack
																$SP + #n \rightarrow SP$	(negative n to allocate space)
SL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X	Logical shift Dy, Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)
IDVE <sup>4</sup>		s,d	-**00	е	s4	e	e	e	e	e	e	e	S	S			Move data from source to destination
IDVE	W	s,ccr	=====	S	a 	S	S	S	S	S	S	S	s	S		$s \rightarrow CCR$	Move source to Condition Code Register
OVE		s,gunk s,SR	=====	<del> </del>	-		<u> </u>				<u> </u>	<u> </u>	-				
	W			S	-	S	S	S	S	2	S	2	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privilege
OVE		SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
OVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP $\rightarrow$ An	Move User Stack Pointer to An (Privilege
		An,USP		-	S	- (An)	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privilege
	BWL	s,d	XNZVC		An		(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)			

# Computer Architecture – EPITA – S3 – 2018/2019

Computer Architecture – EPITA – S3 – 2018	3/2019
---	--------

Opcode	Size	Operand	CCR		Effer	ctive	Addres	S 5=5	THECE	d=destina	atinn e	=eithe	r. j=dis	placemen	ıt	Operation	Description
opooud	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W			(i,PC,Rn)			Deauription
MOVEA <sup>4</sup>		s,u s,An		S	e	S	S	S	S				S	S		s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>		Rn-Rn,d		2	Е	d	-	d	d	s d	s d	s d	-	-	2	Registers → d	Move specified registers to/from memory
MUYEM	WL	s,Rn-Rn		-	-			- U	s		s			s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	w	Dn,(i,An)		s	-	S	S	-	d	5	-	S	S -	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MUVEP	WL	(i,An),Dn		d	-	-	-	-	u S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.)$	(Access only even or odd addresses)
MOVEQ <sup>4</sup>	-	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	(i,Aii) → Dii(i+2,Aii)(i+4,A. #n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	#11,011 s,Dn	-**00	u e	-	-	<u> </u>	-		-	<u> </u>	s			S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	e	-	S	S	S	S	S	S	-	S	S		16bit s * 16bit Dn $\rightarrow$ Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
			*U*U*	_	-	S	8	S	S	2	S	2	S	S	5		
NBCD	B	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	$0 - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	0-d→d	Negate destination (2's complement)
NEGX	BWL	d		d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP	0.00			-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR <sup>4</sup>	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s4	s OR Dn → Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn OR d $\rightarrow$ d	(ORI is used when source is #n)
ORI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
ORI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	┕╼┎╴╴╴╴╴╴	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)$ + $\rightarrow$ SR; $(SP)$ + $\rightarrow$ PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)$ + $\rightarrow$ CCR, $(SP)$ + $\rightarrow$ PC	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
																else O's $\rightarrow$ d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB <sup>4</sup>	BWL		****	е	s	s	S	S	S	S	s	S	S	s	s <sup>4</sup>	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
000	5	Dn.d		е	d <sup>4</sup>	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	e	s	S	s	S	S	s	S	S	S	s	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	-	d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	b b	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	e	u	u	u	- u	-	u	u	-	-	-	3	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
2007		-(Ay),-(Ax)		6		-		е	-				_	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d				-								$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	B	d	-**00	u d	-	d	d	d	d	- d	d	d	-	-	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
	ď			a -	-	a					<u> </u>	a					Push PC and SR, PC set by vector table #n
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); R \rightarrow -(SSP);$	
TRUCH																(vector table entry) $\rightarrow$ PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ SP; (SP)+ $\rightarrow$ An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, !NOT, 🕁 XOR; " Unsigned, " Alternate cc )											
CC	Condition	Test	CC	Condition	Test						
I	true	1	VC	overflow clear	IV.						
F	false	0	VS	overflow set	V						
HI	higher than	!(C + Z)	PL	plus	!N						
LS"	lower or same	C + Z	MI	minus	N						
HS", CCª	higher or same	1C	GE	greater or equal	!(N ⊕ V)						
LO", CS®	lower than	С	LT	less than	$(N \oplus V)$						
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]						
EQ	equal	Z	LE	less or equal	(N⊕V) + Z						
Revised b	oy Peter Csasza	ar, Lawrei	nce 1	Fech University -	- 2004-2006						

- An Address register (16/32-bit, n=D-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination S
- Either source or destination B
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- î Effective address
- Long only; all others are byte only
- Assembler calculates offset 3
  - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

2

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend
  - \* set according to operation's result, = set directly
  - not affected, O cleared, 1 set, U undefined