Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $FFFF0020 A0 = $00005000 PC = $00006000 D1 = $00000004 A1 = $00005008 D2 = $FFFFFF0 A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main
            move.l #$ffff,d7
next1
            moveq.l #1,d1
            tst.l
                    d7
                     next2
            bpl
            moveq.l #2,d1
            moveq.l #1,d2
next2
                     #$80,d7
            cmp.b
            ble
                     next3
            moveq.l #2,d2
next3
            clr.l
                     d3
            move.w #$132,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                     loop3
next4
            clr.l
                     d4
                     #$1010,d0
            move.w
            addq.l #1,d4
dbra d0,loop4
loop4
                                    ; DBRA = DBF
quit
            illegal
```

Final Exam S3

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the **IsNumber** subroutine that determines whether a string contains only digits.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits, **D0.L** returns 0.


Otherwise, **D0.L** returns 1.

2. Write down the **GetSum** subroutine that adds up all the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty and that contains only digits.

Output: **D0.L** returns the sum of the digits.

Example:



D0 should return 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

Tips:

Use a loop that for each character of the string:

- → Copies the current character in **D1.B**.
- → Converts the character into an integer.
- → Adds the integer to **D0.L**.
- 3. By using the **IsNumber** and **GetSum** subroutines, write down the **CheckSum** subroutine that returns the sum of the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits: **D0.L** returns 0 and **D1.L** returns the sum.

Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

Final Exam S3 2/8

EAS	y68	K Quic	k Ref	fer	er	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.со	m/EAS	y68	BK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*	е	7311	(MI)	-	(/111/	-	(iprin, nity	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0.0.	В	-	-	-	_		-		-	-	-	-		
. nn /		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	2	S	S	S	S	S	S	2	S ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	s	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	д	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
		-	****	d	d		_		_	_	_	_	-		S		
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	2	S	S	S	S	S	2	2	S ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	Ь	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	u	\vdash	u	-	u	-	-	-	-	-	-	_	#n AND CCR → CCR	Logical AND immediate to CCR
	_			-	-	-		-							2		
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	_	-	-	ĭ X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²		-	<u> </u>	_	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
DUU	DW	9001.622		-	-	-	-	-	-	-	-	-	-	-	-		
DOLLE		D 1		١,	_		.		<u>.</u>		<u> </u>				_	address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	6,	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	el	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	_	-	s	D → bit number of d	clear the hit in d
BRA	BW3	address ²		u	\vdash	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
			*_	-	-								_		-		
BSET	B L	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e1	-	ф	d	d	d	d	d	d	d	d	_	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
	-	#n,d		ď		ď	ď	ď	ď	ď	ď	d	ď	ď	,	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
DUIV		-	-*UUU	-	ļ-	_	_				_						
CHK	W	s,Dn		-	-	S	S	S	S	S	S	S	S	S	-	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$\mathbb{I} \to \mathbb{I}$	Clear destination to zero
CMP ⁴	BWL	s,Dn	_***	9	s ⁴	S	2	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	ď	d	d	d	-	-			Compare destination to #n
			_***	u	-	_	_				_		_		-		
CMPM ⁴	BWL	(Ay)+,(Ax)+		-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \Leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
EOR 4		Dn,d	-**00	-			d	_			q	d	-	-		On XOR d → d	
				9	-	d		d	d	d	_		-	-			Logical exclusive OR Dn to destination
	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG		Rx,Ry		9	е	-	-	-	-	-	-	-	-	-	-	register ← → register	Exchange registers (32-bit only)
EXT	WI		-**00	-	-		-				-	-	-		H	Dn.B → Dn.W Dn.W → Dn.L	
	WL	Dn		d	-	-	_	-	-	-				-	-		Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	Ь	-	14 → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	1			-	-		-	_							_		Load effective address of s to An
	L	s,An		1	9	2	_	<u> </u>	S	S	2	S	S	2	-	↑s → An	
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
				L	L	<u>L</u> _	<u></u>	<u></u>	<u> </u>		L	<u></u>	<u></u>		L	SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X - 0	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	_	_	_	_	-	_	_	_	s	C - X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
Lun	W	d d		"		d	d	d	d	d	d	d			-	□ → X	Logical shift d 1 bit left/right (.W only)
MOVE 4			_*+00	+-	- 4	_	_	_			_		-		l		
MOVE 4	BWL		-**00	-	S ⁴	9	9	9	9	В	9	В	S	2	s4	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	2	S	S	S	S	S	S	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE		SR,d		d	-	d	d	d	ď	d	ď	d	-	-	-	SR → d	Move Status Register to destination
	"			-	1	u	- u	u	_		_				Ĺ		
							1 -	-	-	-	-	-	-	-	I -	USP → An	Move User Stack Pointer to An (Privileged)
MOVE	L	USP,An		-	d	-	-										
	BWL	An,USP S,d	XNZVC	-	S	- (An)	- (An)+	- -(An)	- (i,An)	- (i,An,Rn)	abs.W	- abs.L	- (i,PC)	- (i.PC,Rn)	-	An → USP	Move An to User Stack Pointer (Privileged)

MUREAT MIL, SAD SANEYCO No flow Alba Cland Cland	Opcode Siz	ize	Operand	CCR		Effe	ctive	Addres	S=2 2	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MURP MU Bn-Rnd Sn-Rnd Sn-Rnd																		,
MURP MU Bn-Rnd Sn-Rnd Sn-Rnd	MOVEA ⁴ W	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
SR-R-R0	MOVEM⁴ W	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-		Move specified registers to/from memory
			s,Rn-Rn		-	-	S	S	-	2	S	s	S	2	S	-		(.W source is sign-extended to .L for Rn)
Chan Dim	MOVEP W	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
MULS W s.Dn					d	-	-	-	-	S	-	-	-	-	-	-		(Access only even or odd addresses)
MULU W S.D.	MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S		Move sign extended 8-bit #n to Dn
MULU W S.Dn -**00 e s s s s s s s s s	MULS W			-**00	е	-	s	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NECD Bull				-**00	е	-	S	_		S		S		S		_		Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEG SWL		$\overline{}$		*U*U*	_	-	_	_										Negate BCD with eXtend, BCD result
NEEK SWL d				****	ф	-	ф	_	_	d		ф		-	-	-		Negate destination (2's complement)
NOP			_	****	d	-				-	_	-	_	-	-	-		Negate destination with eXtend
NOT					-	-	-	_	-	-	-	-	-	-	-	-		
DR BWL S.Dn		WI	Н	-**00	Н	-	Ч	Н	Н	Н	Н	Ч	Ч	-	-	-		Logical NOT destination (I's complement)
Dn				-**00	-	-	-	+			_			2	2	54		
DRI						_		1	I	ı				-	-			(ORI is used when source is #n)
DRI	DRI ⁴ BW			-**00	_	-	_		_	_				-	-			
DRI				=====	-	-	-	-	-	-	-	-	-	-	-			
PEA					-	-	-	-	_	-	-	-	_	_	-	_		
RESET ROIL BWL Dx.Dy		-			-	-			_						-			Push effective address of s onto stack
ROL		-	٥			-	_		_			-						Issue a hardware RESET (Privileged)
ROR		IMI	n., n.,		-	ŀ	-	_	-	-								Rotate Dy, Dx bits left/right (without X)
ROXL BWL Dx.Dy ***0* e - - -			. ,	ľ		-	-		_	-			-		-		C	
ROXL ROXP RDXDy ##,Dy #**0* e - - - - - - - - -			,		u		4	1	4			1 1	٦		_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				***0*		1	u	u	u	u		u	u		-		X	Rotate Dy, Dx bits L/R, X used then updated
RTE																		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTE		- 1	,		-	_	ч	1	ч	ч	А	ч	Ч	_	_	-	X	Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		"	u		-	 	-	_	_	_		_			_	_		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		\dashv				-										_		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		\dashv				-			_			$\overline{}$				_		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			n, n,	*[]*[]*	-	-	_		_							_		Subtract BCD source and eXtend bit from
Scc B d d - d d d d d	3000	'		0 0	_	-	-									-	(γ*/ (γ*/ λ → (γ*/) ηχ ⁽⁰ - ηλ ⁽⁰ - γ → ηχ ⁽⁰	
STOP	Coo D	,	<u> </u>			ŀ	-		_								If no in true then I'm > d	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	300	'	u		u	-	l u	u u	u	l u	u	u	u	-	-	-	l	else d.B = 00000000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ernn	\dashv	#			⊢										_		
Dn.d					-	-	-	-		-								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	200 . IDM															2	l	
	CUDA 4 M				-	-	_	_	_	_						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****		- E				_						_		
SUBX BWL Dy.Dx ****** e -					_	-	_	_				_				_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	d	d	_			_		_			_		Subtract quick immediate (#n range: 1 to 8)
SWAP W Dn -**00 d - - - - - - - - - bits[5:0] Exchange the 16-bit hall TAS B d -**00 d - d d d d - - test d→CCR; 1→bit7 of d N and Z set to reflect d TRAP #n	ZDRY BA				9	-	-	-		-	-	-			-			
TAS B d -**00 d<	OWAD W		-(Ay),-(Ax)	++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		$\overline{}$			-	-	-			-	-		-	-	-	-		
		$\overline{}$			d	-	d	d	d	d	d	d	d		-	-		N and Z set to reflect d, bit7 of d set to 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	2		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect d	TO LOC					_												
					-	-	-	-	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
		$\overline{}$			d	-	d	_	d	d	d	d	d	-	-			N and Z set to reflect destination
	UNLK		An	l	-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BW	WL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)											
CC	Condition	Test	CC	Condition	Test							
Ī	true	1	VC	overflow clear	!V							
F	false	0	VS.	overflow set	٧							
ΗI"	higher than	!(C + Z)	PL	plus	!N							
L2 _n	lower or same	C + Z	MI	minus	N							
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)							
LO", CSª	lower than	C	LT	less than	(N ⊕ V)							
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$							
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$							

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
 - Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.