

Final Exam S3

Computer Architecture

Duration: 1 hr 30 min.

Exercise 1 (9 points)

In this exercise, you should write three subroutines that copy some bytes from a memory location to another memory location. None of the data and address registers should be modified when the subroutine returns. Each of the subroutines has the following inputs:

- Inputs:
- A1.L** points to the source memory location.
 - A2.L** points to the destination memory location.
 - D0.L** holds the number of bytes to copy (unsigned integer).

Each subroutine can be written independently.

1. Write the **CopyInc** subroutine that copies data by starting with the first byte and that increments the addresses (see the example below). We assume that when **CopyInc** is called:
 - The **D0** register is not null.
 - The **A1** and **A2** registers are not equal.
2. Write the **CopyDec** subroutine that copies data by starting with the last byte and that decrements the addresses (see example below). We assume that when **CopyDec** is called:
 - The **D0** register is not null.
 - The **A1** and **A2** registers are not equal.
3. Write the **Copy** subroutine that calls **CopyInc** if the destination address is smaller than the source address or that calls **CopyDec** if the destination address is greater than the source address. We assume that when **Copy** is called:
 - The **D0** register can be null. If so, no bytes are copied.
 - The **A1** and **A2** registers can be equal. If so, no bytes are copied.

Example for A1 = \$1000, A2 = \$2000 and D0 = 3.	
CopyInc : (\$1000) → (\$2000) (\$1001) → (\$2001) (\$1002) → (\$2002)	CopyDec : (\$1002) → (\$2002) (\$1001) → (\$2001) (\$1000) → (\$2000)

Exercise 2 (4 points)

Complete the table shown on the [answer sheet](#). Write down the new values of the registers (except the PC) and memory that are modified by the instructions. **Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.**

Initial values: D0 = \$0004FFFF A0 = \$00005000 PC = \$00006000
 D1 = \$0001000A A1 = \$00005008
 D2 = \$FFFFFFFF A2 = \$00005010

\$005000	54	AF	18	B9	E7	21	48	C0
\$005008	C9	10	11	C8	D4	36	1F	88
\$005010	13	79	01	80	42	1A	2D	49

Exercise 3 (3 points)

Determine the missing number for each addition below in order to match the given flags (use the hexadecimal representation). If multiple answers are possible, choose the smallest one. Answer on the [answer sheet](#).

1. 8-bit addition: \$7F + \$? with N = 1, Z = 0, V = 1, C = 0
2. 16-bit addition: \$98BD + \$? with N = 0, Z = 1, V = 0, C = 1
3. 32-bit addition: \$98BD + \$? with N = 1, Z = 0, V = 0, C = 0

Exercise 4 (4 points)

Let us consider the four following programs:

```

Prog1      tst.b   d5
           beq    quit1
           moveq.l #2,d1
quit1

```

```

Prog2      tst.w   d5
           bpl    quit2
           moveq.l #2,d2
quit2

```

```

Prog3      move.w  #100,d7
loop3      addq.l  #1,d3
           dbra   d7,loop3      ; DBRA = DBF (DBcc with cc = F)

```

```

Prog4      move.l  #1000,d0
loop4      addq.l  #1,d4
           addi.l  #10,d0
           cmpi.l  #2000,d0
           bne    loop4

```

- Each program is independent.
- The initial values are identical for each program.
- Initial values:
 - D1** = \$00000001
 - D2** = \$00000001
 - D3** = \$00000000
 - D4** = \$00000000
 - D5** = \$0067A200

Answer on the answer sheet.

1. What will the value of **D1** be after the execution of **Prog1** ?
2. What will the value of **D2** be after the execution of **Prog2** ?
3. What will the value of **D3** be after the execution of **Prog3** ?
4. What will the value of **D4** be after the execution of **Prog4** ?

Opcode	Size	Operand	CCR	Effective Address	s=source, d=destination, e=either, i=displacement	Operation	Description
		s,d	XNZVC	Dn (An) (An)+ -(An) (i,An) (i,An,Rn) abs,W abs,L (i,PC) (i,PC,Rn)	#n		
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U**U*	e - - - - - - - - e - - -	- - - - - - - - e - - -	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination, BCD result
ADD ⁴	BWL	s,Dn Dn,d	*****	e s s s s s s s s s s s s s ⁴ e d ⁴ d d d d d d d d - -	s + Dn → Dn Dn + d → d		Add binary (ADD) or ADDO is used when source is #n. Prevent ADDO with #n.L
ADDA ⁴	WL	s,An	-----	s e s s s s s s s s s s s s	s + An → An		Add address (.W sign-extended to .L)
ADDI ⁴	BWL	#n,d	*****	d - d d d d d d d d - -	#n + d → d		Add immediate to destination
ADDO ⁴	BWL	#n,d	*****	d d d d d d d d d - -	#n + d → d		Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e - - - - - - - - e - - -	- - - - - - - - e - - -	$Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and eXtend bit to destination
AND ⁴	BWL	s,Dn Dn,d	***00	e - s s s s s s s s s s s s ⁴ e - d d d d d d d d - -	s AND Dn → Dn Dn AND d → d		Logical AND source to destination (ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	***00	d - d d d d d d d d - -	#n AND d → d		Logical AND immediate to destination
ANDI ⁴	B	#n,CCR	***00	- - - - - - - - - -	#n AND CCR → CCR		Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	***00	- - - - - - - - - -	#n AND SR → SR		Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	*****	0 - - - - - - - - - -	- - - - - - - - - -		Arithmetic shift Dy by Dx bits left/right
ASR	W	#n,Dy		d - - d d d d d d d d - -	- - - - - - - - - -		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
Bcc	BW ⁴	address ⁴	-----	- - - - - - - - - -	- - - - - - - - - -	if cc true then address → PC	Branch conditionally (cc table on back) (8 or 16-bit ± offset to address)
BCHG	B L	Dn,d #n,d	---d-	e ¹ - d d d d d d d d - - d ¹ - d d d d d d d d - -	- - - - - - - - - - - - - - - - - - - -	NOT(bit number of d) → Z NOT(bit n of d) → bit n of d	Set Z with state of specified bit in d then invert the bit in d
BCLR	B L	Dn,d #n,d	---d-	e ¹ - d d d d d d d d - - d ¹ - d d d d d d d d - -	- - - - - - - - - - - - - - - - - - - -	NOT(bit number of d) → Z 0 → bit number of d	Set Z with state of specified bit in d then clear the bit in d
BRA	BW ⁴	address ⁴	-----	- - - - - - - - - -	- - - - - - - - - -	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	B L	Dn,d #n,d	---d-	e ¹ - d d d d d d d d - - d ¹ - d d d d d d d d - -	- - - - - - - - - - - - - - - - - - - -	NOT(bit n of d) → Z 1 → bit n of d	Set Z with state of specified bit in d then set the bit in d
BSR	BW ⁴	address ⁴	-----	- - - - - - - - - -	- - - - - - - - - -	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offset)
BST	B L	Dn,d #n,d	---d-	e ¹ - d d d d d d d d - - d ¹ - d d d d d d d d - -	- - - - - - - - - - - - - - - - - - - -	NOT(bit Dn of d) → Z NOT(bit #n of d) → Z	Set Z with state of specified bit in d Leave the bit in d unchanged
CHK	W	s,Dn	---UUU	e - s s s s s s s s s s s s ⁴	s if Dn<0 or Dn>s then TRAP		Compare Dn with D and upper bound (s)
CLR	BWL	d	-0100	d - d d d d d d d d - -	- - - - - - - - - -	0 → d	Clear destination to zero
CMP ⁴	BWL	s,Dn	-----	e s ⁴ s s s s s s s s s s s s ⁴	set CCR with Dn - s		Compare Dn to source
CMPI ⁴	WL	s,An	-----	s e s s s s s s s s s s s s	set CCR with An - s		Compare An to source
CMPI ⁴	BWL	#n,d	-----	d - d d d d d d d d - -	set CCR with d - #n		Compare destination to #n
CMPI ⁴	BWL	(Ay),-(Ax),	-----	- - - - e - - - - -	set CCR with (Ax) - (Ay)		Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,address ⁴	-----	- - - - - - - - - -	- - - - - - - - - -	if cc false then { Dn-1 → Dn if Dn < -1 then addr → PC }	Test condition, decrement and branch (16-bit ± offset to address)
DIVS	W	s,Dn	-----0	e - s s s s s s s s s s s s ⁴	s +32bit Dn / +16bit s → *Dn		Dn = 16-bit remainder, 16-bit quotient
DIVU	W	s,Dn	-----0	e - s s s s s s s s s s s s ⁴	s 32bit Dn / 16bit s → Dn		Dn = 16-bit remainder, 16-bit quotient
EOR ⁴	BWL	Dn,d	***00	e - d d d d d d d d - -	- - - - - - - - - -	s ⁴ Dn XOR d → d	Logical exclusive OR Dn to destination
EORI ⁴	BWL	#n,d	***00	d - d d d d d d d d - -	- - - - - - - - - -	s #n XOR d → d	Logical exclusive OR #n to destination
EORI ⁴	B	#n,CCR	***00	- - - - - - - - - -	- - - - - - - - - -	s #n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	***00	- - - - - - - - - -	- - - - - - - - - -	s #n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry	-----	e e - - - - - - - - - -	- - - - - - - - - -	register ↔ register	Exchange registers (32-bit only)
EXT	WL	Dn	***00	d - - - - - - - - - -	- - - - - - - - - -	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL			-----	- - - - - - - - - -	- - - - - - - - - -	PC → -(SSP); SR → -(SSP)	Generate illegal instruction exception
JMP		d	-----	- - d - - - - - - - - - -	- - d d d d d d d d - -	↑d → PC	Jump to effective address of destination
JSR		d	-----	- - d - - - - - - - - - -	- - d d d d d d d d - -	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA	L	s,An	-----	- e s - - - - - - - - - -	- s s s s s s s s - -	↑s → An	Load effective address of s to An
LINK		An,#n	-----	- - - - - - - - - -	- - - - - - - - - -	An → -(SP); SP → An; SP + #n → SP	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy #n,Dy	***0*	e - - - - - - - - - - d - - - - - - - - - -	- - - - - - - - - - - - - - - - - - - -		Logical shift Dy, Dx bits left/right
LSR	W	d		- - d d d d d d d d - -	- - - - - - - - - -		Logical shift Dy, #n bits L/R (#n: 1 to 8)
MOVE ⁴	BWL	s,d	***00	e s ⁴ e e e e e e e e s ⁴	s → d		Move data from source to destination
MOVE	W	s,CCR	***00	s - s s s s s s s s s s s s	s → CCR		Move source to Condition Code Register
MOVE	W	s,SR	***00	s - s s s s s s s s s s s s	s → SR		Move source to Status Register (Privileged)
MOVE	W	SR,d	-----	d - d d d d d d d d - -	- - - - - - - - - -	SR → d	Move Status Register to destination
MOVE	L	USP,An An,USP	-----	- d - - - - - - - - - - - s - - - - - - - - - -	- - - - - - - - - - - - - - - - - - - -	USP → An An → USP	Move User Stack Pointer to An (Privileged) Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn (An) (An)+ -(An) (i,An) (i,An,Rn) abs,W abs,L (i,PC) (i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	Effectiva	Address	s=source, d=destination, e=either, i=displacement	Operation	Description									
BWL	s,d	XNZVC	Dn An (An) (An)* -(An) (i.An) (i.An.Rn) abs.W abs.L (i.PC) (i.PC.Rn) #n	Dn	An	(An)	(An)*	-(An)	(i.An)	(i.An.Rn)	abs.W	abs.L	(i.PC)	(i.PC.Rn)	#n		
MOVEA*	BWL	s.An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s → An	Move source to An (MOVE sAn use MOVEA)
MOVEM*	WL	Rn-Rn,d s,Rn-Rn	-----	-	d	-	d	d	d	d	d	d	-	-	-	Registers → d s → Registers	Move specified registers to/from memory (W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i.An) (i.An),Dn	-----	s	d	-	-	-	d	-	-	-	-	-	-	Dn → (i.An)...(i+2.An)...(i+4.A. (i.An) → Dn...(i+2.An)...(i+4.A.	Move Dn to/from alternate memory bytes (Access only even or odd addresses)
MOVED*	L	#n,Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	16bit s * 16bit Dn → Dn	Multiply unsg'd 16-bit; result: unsg'd 32-bit
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	D - d ₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	D - d → d	Negate destination (2's complement)
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	D - d - X → d	Negate destination with eXtend
NDP			-----	-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT	BWL	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	NDT(d) → d	Logical NOT destination (1's complement)
OR	BWL	s,Dn Dn,d	---*00	e	-	s	s	s	s	s	s	s	s	s	s	s OR Dn → Dn Dn OR d → d	Logical OR (ORI is used when source is #n)
ORI	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	#n OR d → d	Logical OR #n to destination
ORI	B	#n,CCR	00000000	-	-	-	-	-	-	-	-	-	-	-	-	#n OR CCR → CCR	Logical OR #n to CCR
ORI	W	#n,SR	00000000	-	-	-	-	-	-	-	-	-	-	-	-	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	s	-----	-	-	s	-	-	s	s	s	s	s	s	s	↑s → -(SP)	Push effective address of s onto stack
RESET			-----	-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL	BWL	Dx,Dy	---*0*	e	-	-	-	-	-	-	-	-	-	-	-	Rotate Dx, Dy bits left/right (without X)	
ROR	W	#n,Dy	d	-	-	d	d	d	d	d	d	d	-	-	-	Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d l-bit left/right (W only)	
ROXL	BWL	Dx,Dy	---*0*	e	-	-	-	-	-	-	-	-	-	-	-	Rotate Dx, Dy bits L/R, X used then updated	
ROXR	W	#n,Dy	d	-	-	d	d	d	d	d	d	d	-	-	-	Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate destination l-bit left/right (W only)	
RTE			00000000	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR; (SP)+ → PC	Return from exception (Privileged)
RTR			00000000	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → CCR; (SP)+ → PC	Return from subroutine and restore CCR
RTS			-----	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	Dx ₀ - Dy ₀ - X → Dx ₀ -(Ax) ₀ - (Ay) ₀ - X → -(Ax) ₀	Subtract BCD source and eXtend bit from destination, BCD result
SCC	B	d	-----	d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then 1's → d else 0's → d	If cc true then d.B = 11111111 else d.B = 00000000
STOP		#n	00000000	-	-	-	-	-	-	-	-	-	-	-	-	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	Dn - s → Dn d - Dn → d	Subtract binary (SUB) or SUBQ used when source is #n. Prevent SUBQ with #n.L
SUBA	WL	s.An	-----	s	e	s	s	s	s	s	s	s	s	s	s	An - s → An	Subtract address (W sign-extended to .L)
SUBI	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	-	d - #n → d	Subtract immediate from destination
SUBQ	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	-	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx -(Ax) - (Ay) - X → -(Ax)	Subtract source and eXtend bit from destination
SWAP	W	Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	bits(31:16) ↔ bits(15:0)	Exchange the 16-bit halves of Dn
TAS	B	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR; 1 → bit7 of d	N and Z set to reflect bit7 of d set to 1
TRAP		#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SSP); SR → -(SSP); (vector table entry) → PC	Push PC and SR, PC set by vector table #n (#n range: 0 to 15)
TRAPV			-----	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK		An	-----	-	-	-	-	-	-	-	-	-	-	-	-	An → SP; (SP)+ → An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)*	-(An)	(i.An)	(i.An.Rn)	abs.W	abs.L	(i.PC)	(i.PC.Rn)	#n		

Condition Tests (+ OR, ⊕ XOR, * Unsigned, * Alternate cc)					
cc	Condition	Test	cc	Condition	Test
T	true	I	VC	overflow clear	IV
F	false	Q	VS	overflow set	V
H ⁺	higher than	(C + Z)	PL	plus	IN
LS ⁺	lower or same	C + Z	MI	minus	N
HS ⁺ , CC ⁺	higher or same	IC	GE	greater or equal	!(N ⊕ V)
LD ⁺ , CS ⁺	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	IZ	GT	greater than	!((N ⊕ V) + Z)
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

An Address register (16/32-bit, n=0-7)
Dn Data register (8/16/32-bit, n=0-7)
Rn any data or address register
s Source, **d** Destination
e Either source or destination
#n Immediate data, **i** Displacement
BCD Binary Coded Decimal
↑ Effective address
1 Long only; all others are byte only
2 Assembler calculates offset
3 Branch sizes: **B** or **S** -128 to +127 bytes, **W** or **L** -32768 to +32767 bytes
4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)
USP User Stack Pointer (32-bit)
SP Active Stack Pointer (same as A7)
PC Program Counter (24-bit)

SR Status Register (16-bit)
CCR Condition Code Register (lower 8-bits of SR)
N negative, **Z** zero, **V** overflow, **C** carry, **X** extend
***** set according to operation's result, **⊕** set directly
- not affected, **0** cleared, **1** set, **U** undefined

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

Distributed under the GNU general public use license.