Family name:	First name:	Group:
	ANSWER SHEET	

## Exercise 1

Question	Answer
How can we connect memory devices in order to enlarge the width?	
A memory has a depth of 32 Ki words. How many address lines does this memory have?	
A memory has a width of 16 bits and a capacity of 64 Kib. How many address lines does this memory have?	
A memory has a 4-bit data bus and a 15-bit address bus. In a power of two, what is the capacity in bits of this memory?	
An <b>M1</b> memory has an 8-bit data bus and a 16-bit address bus. Two <b>M1</b> memories are connected in series to build an <b>M2</b> memory. What is the size of the address bus of the <b>M2</b> memory?	
A microprocessor has a 24-bit address bus. Five address lines are used for selecting the devices. With the block address decoding, what is the maximum number of address lines that a device connected to this microprocessor can have?	
A microprocessor has a 20-bit address bus. Using the linear address decoding, we connect this microprocessor to the following devices.  • a ROM device (15 address lines)  • a RAM device (12 address lines)  • a peripheral device (10 address lines)  How many address lines are unused in the case of the RAM device?	

S2 – Examination 4 3/6

# Exercise 2

Question	Answer
What is the depth of the <i>m</i> memory?	
What is the depth of the $M$ memory?	
What is the number of address lines of the $m$ memory?	
What is the number of address lines of the $M$ memory?	
How many memory devices should be put in parallel?	
How many memory devices should be put in series?	
How many address lines are required to control the <i>CS</i> input of the memory devices?	
When the ${\it M}$ memory is active, how many ${\it m}$ memory devices are active simultaneously?	

# Exercise 3

1. ROM:	2. Device-selection bits:
RAM:	
P1:	
P2:	

3. CS <sub>ROM</sub> =	$CS_{P1} =$	
$CS_{RAM} =$	$CS_{P2} =$	

4.

Device	Lowest Address	Highest Address
ROM		
RAM		
P1		
P2		

S2 – Examination 4 4/6

# Exercise 4

1.	ROM:	2.	Can we use the linear address decoding? (Yes or No)
	RAM:		
	P1:	3.	Device-selection bits:
	P2:		

4. CS <sub>ROM</sub> =	$CS_{P1} =$	
CS <sub>RAM</sub> =	$CS_{P2} =$	

Davisa	5.		6.	
Device	Lowest Address	Highest Address	Number of Images	
ROM				
RAM				
P1				
P2				

S2 – Examination 4 5/6

# $Computer\ Architecture-EPITA-S2-2023/2024$

Feel free to use the blank space below if you need to:				

S2 – Examination 4 6/6